


AD742965

AIR FORCE INSTITUTE OF TECHNOLOGY



AIR UNIVERSITY
UNITED STATES AIR FORCE



SCHOOL OF ENGINEERING

Exchanged by
NATIONAL TECHNICAL
INFORMATION SERVICE
Springfield, Va. 22151


WRIGHT-PATTERSON AIR FORCE BASE, OHIO

Handwritten initials "JDC" and a stamp with the date "MAY 31 1952" and the word "LIBRARY".


AD742965

10 (1)

AIR FORCE INSTITUTE OF TECHNOLOGY



AIR UNIVERSITY
UNITED STATES AIR FORCE



SCHOOL OF ENGINEERING

Reproduced by
NATIONAL TECHNICAL
INFORMATION SERVICE
Springfield, Va. 22151

WRIGHT-PATTERSON AIR FORCE BASE, OHIO

Handwritten initials and a stamp. The stamp includes the letters "D C" and "151".

Best Available Copy

Unclassified

Security Classification

DOCUMENT CONTROL DATA - R & D

(Security classification of title, kind of abstract and indexing annotation must be entered from the overall report if classified)

1. ORIGINATING ACTIVITY (Corporate author)		2a. REPORT SECURITY CLASSIFICATION	
Air Force Institute of Technology (AFIT-EN) Wright-Fatterson AFB, Ohio 45433		Unclassified	
3. REPORT TITLE			
Software Simulation of the Minuteman D17B Computer			
4. DESCRIPTIVE NOTES (Type of report and inclusive dates)			
AFIT Thesis			
5. AUTHOR (Last name, first name, middle initial, full name)			
Bruce Chatterton Captain USAF			
6. REPORT DATE		7a. TOTAL NO. OF PAGES	7b. NO. OF REFS
March 1972		155	8
8a. CONTRACT OR GRANT NO.		9a. ORIGINATOR'S REPORT NUMBER(S)	
A. PROJECT NO. H/A		GE/EE/72-7	
c.		9b. OTHER REPORT NUMBERS (How other numbers may be assigned this report)	
d.			

10. DISTRIBUTION STATEMENT

This document has been approved for public release and sale; its distribution is unlimited.

Approved for public release; LAW AFR 190417

Stephen B. Ingram, Captain, USAF
Director of Information, AFIT

11. ABSTRACT

A software program has been written which simulates the functions of the Minuteman D17B computer at the register transfer level. The simulation program is written in the FORTRAN Extended language to be used on the Intercon System (teletype) of a CDC 6600 computer system. The simulation program consists of a main program and eight subroutines. A programming language for the D17B simulation was forced which contains numbers and load codes, switches, and miscellaneous commands. Example programs run on the simulated computer have been included to show the types of output available.

14. KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Computer Simulation Digital Computer Simulation Languages FORTRAN Programming D17B Computer						

SOFTWARE SIMULATION OF THE

MINUTEMAN D17B COMPUTER

THESSIE

GE/EE/72-7 Bruce Chatterton
Captain USAF

This document has been approved for public
release and sale: its distribution is unlimited.

DDC
DEPARTMENT OF DEFENSE

**SOFTWARE SIMULATION
OF THE
MINUTEMAN D173 COMPUTER**

THESIS

**Presented to the Faculty of the School of Engineering
of the Air Force Institute of Technology**

Air University

**in Partial Fulfillment of the
Requirements for the Degree of**

Master of Science

by

**Eruce Chatterton, B.S.E.E.
Captain USAF**

Graduate Electrical Engineering

March 1972

**This document has been approved for public
release and sale: its distribution is unlimited.**

Preface

The contents of this thesis represent the results of doing a software simulation of the Minuteman D17B Computer. The D17B computer is a general-purpose computer which was used in the control of the Minuteman Missile. This computer is being phased out of Air Force inventory, and as a result of being declared excess, it is being made available to government agencies and educational institutions. The Air Force Institute of Technology Electrical Engineering Department has acquired two of these computers.

Research has been started at AFIT to make the D17B computer operational in a laboratory environment and to develop applications. The software simulation is a part of this research effort. The other areas being pursued at the present time are the design and construction of a hardware control console, the design and construction of an I/O interface for controlling a tape reader, tape punch, and teletype, and a description of the D17B computer and the steps to be followed in making it operational.

I want to express my appreciation to Dr. Frank K. Brown and Dr. Gary B. Lacont for proposing the simulation program as an area of research and for their expertise as advisors for this project. Special acknowledgement is due Bob Hitchell, a Systems Engineer from Newark Air Force Station, Ohio, for the knowledge and documentation which he has imparted to this research project. I am also

GE/EE/72-7

grateful to the other four students who were doing research
in this area for their help in understanding the operation
of the D17B computer.

Bruce Chatterton

Contents

	Page
Preface	ii
List of Figures	vi
Abstract	vii
I. Introduction	1
General D17B Description	2
Thesis Outline	6
II. D17B Computer Simulation Program	8
Reading and Translation Section	15
Non-Compute Mode Section	19
Compute Mode Section	24
Subroutines	24
Subroutine STORE	26
Subroutine LOAD	27
Subroutine UNLOAD	27
Subroutine FLAGSTO	28
Subroutine DISPLAY	28
Subroutine MEMORY	29
Subroutine DISCRET	30
Subroutine INCREASE	30
Simulation Program Variables	31
III. D17B Computer Simulation Language	39
Numbers and Load Codes	39
Switches	41
Flashing Signal	42
Power On/Off Switch	42
Initiate Loading Switch	42
Cold-Storage Write Switch	42
Master Reset Switch	43
Discrete Switch	43
Mechanical Input Switch	44
Compute Mode Switch	44
Miscellaneous Inputs and Commands	45
Register and Memory Display	45
Incremental Inputs	47
Discrete Inputs	48
Mode Tracing	49
Execution Specification	50
Setting of Flipflops	51
Initialization	51
Programming Methods	52
Shortened Version of Simulation Language	59

Contents

	Page
IV. Error Detection	62
Error Statements/ Causes of Errors	62
V. Programming Examples	66
Example Program Number 1	66
Example Program Number 2	71
Example Program Number 3	77
Example Program Number 4	82
Example Program Number 5	84
Example Program Number 6	87
Example Program Number 7	90
VI. Conclusion	93
Recommendations for Future Study	94
Bibliography	96
Appendix A: Printout of Simulation Program	A-1
Appendix B: D173 Instruction Set and D173 Load Codes	B-1
Appendix C: Figures for Interpreting Binary, Discrete, and Voltage Outputs	C-1
Appendix D: Instructions for Using the Simulation Program at AFIT	D-1
Vita	97

List of Figures

<u>Figure</u>		<u>Page</u>
1	Veitch Diagrams of Operation Codes and Special Instructions	10
2	Veitch Diagrams of Channel Addresses and Flag Store and Load Codes	11
3	Correlation between Minuteman and FORTRAN designation for Sector Track and Multi-word Loops . .	13
4	D17B Computer Simulation Program Flow	14
5	Reading and Translation Section Flowchart	16
6	Switch Interpretation Flowchart	17
7	Miscellaneous Input and Command Flowchart	18
8	Non-Compute Mode Section Flowchart	21
9	Manual Halt Mode Flowchart	22
10	Process Code Mode Flowchart	23
11	Compute Mode Section Flowchart	25
12	Discrete Outputs	C-1
13	Binary Outputs	C-2
14	Voltage Output Scheme	C-3

Abstract

A software program has been written which simulates the functions of the Minuteman D173 computer at the register transfer level. The simulation program is written in the FORTRAN Extended language to be used on the Intercom System (teletype) of a CDC 6600 computer system. The simulation program of the D173 computer was developed at the Air Force Institute of Technology as part of a research effort in making a D173 operational in a laboratory environment. The simulation program has proven itself useful as a teaching aid and can be used for error checking program tapes to be run on the D173 computer. It can also be used as a standard for the hardware version of the computer. The simulation program consists of a main program and eight subroutines. The main program consists of a reading and translation section which reads and interprets input data, a noncompute mode section which implements the loading and interaction functions, and a compute mode section which implements the search, read and write memory, and execute functions. A programming language for the D173 simulation program was formed which contains numbers and load codes, switches, and miscellaneous commands. The miscellaneous commands include such functions as register display, memory display, node tracing, and setting of flipflops. Example programs run on the simulated computer have been included to show the types of output available.

SOFTWARE SIMULATION
OF
THE MINUTEMAN D17B COMPUTER

I. Introduction

The purpose of this thesis is to describe the software simulation program of the Minuteman D17B computer that has been developed. A software simulation of the D17B computer was developed as part of a research effort at the Air Force Institute of Technology. This research effort was concerned with finding useful applications for the D17B computer.

There are several reasons why a simulation of the D17B computer was written. This program can be used in teaching the operation of the D17B computer. It can also be used as backup capability for running D17B programs when the actual computer is not available. The most important reason, however, is that the simulation program can provide error checks for the D17B programs which it executes. The hardware version of the D17B computer has no error checking capability.

The simulation program was written to simulate the D17B computer at the register transfer level. A register transfer approach was used because it allowed the D17B computer to be simulated at the information and data transfer level. Thus it was not necessary to simulate the logic equations required to clear and set each flipflop. Using the register transfer approach also allows for the tracing

of the information flow in the simulated computer as data is loaded and programs executed. With this information tracing capability, the simulation program can be used as a teaching aid.

General D17B Description. The D17B computer is a small, synchronous, serial, general-purpose digital computer. It was designed to be used in airborne control applications and was used in controlling the guidance and operation of a Minuteman Missile. This computer has several important characteristics of which the following are important to an understanding of the simulation program. (Ref 6:5-6)

1. When the D17B computer is executing, all computer operations are controlled by an internally stored program. This stored program can be entered by external input devices (tape reader, teletype, control console switches, etc.).

2. The word length for this computer is 27 bits, of which 24 are used in computation. The remaining 3 bits are spare and synchronizing bits and thus were not needed in the simulation program. For this reason the word length is treated as 24 bits throughout the remainder of this thesis.

3. The memory storage capability consists of a 6000 rpm magnetic disk with a storage capacity of 2935 words of which 2728 are addressable. The contents of memory include 20 cold-storage channels of 128 sectors (words) each, a hot-storage channel of 128 sectors, four rapid access loops (U,F, E,H,) of 1, 4, 8, and 16 words respectively, four 1-word arithmetic loops (A,L,H,I), and two 4-word input buffer

loops (V,R). Cold-storage channels are those memory locations which allow data to be stored only when they are enabled by an external switch. However, data can be read from them at all times. Hot-storage channels can be used for storing and reading of data without an enable switch. A loop consists of a word or group of words which are continually read and stored on the disk as it turns. A 1-word loop would be read and stored each wordtime. For a 4-word loop, each word is read and stored in four wordtimes, an 8-word loop is read and stored in eight wordtimes. A wordtime is the amount of time required to serially read and store the 24 bits of a word. All portions of memory described here have been included in the simulation program.

4. The D17B computer performs computations using the binary number system with negative numbers being represented in two's complement form (sign plus two's complement).

5. The instruction set for this computer consists of 39 instructions. The mnemonic and octal coding for each instruction is given in Appendix B. Also included with the instruction set is the number of wordtimes required for the execution phase of each instruction.

6. The input capability of the D17B computer includes acceptance of detector, discrete, incremental, and character inputs. The detector input sets the DR (detector reset) flipflop to "1" when a true level is put on the detector input line. Discrete inputs are true or false levels on the discrete input lines. Incremental inputs are sampled

inputs that are incrementally added to the input buffer loops (V,R). Character inputs are five bit codes generated by a teletype or tape reader and transferred to the D17B on the character input lines.

7. The outputs that can be realized from the D17B computer are binary, discrete, single character, phase register status, telemetry, and voltage outputs. Binary outputs are computer generated levels of +1 or -1 available on the binary output lines. A discrete output is a true level which is put on one of 28 discrete-output lines. Only one discrete output line can be at the true level at a time. Single character is a computer generated five bit code of the 4 most significant bits of the accumulator plus a parity bit. The character output is made available on output lines for driving a teletype, a tape punch, or some other character coded output device. Phase register status is the condition of the phase register flipflops which is available for monitoring on output lines. Telemetry output is the bit configuration of registers or voltage signals available on output lines for transmission to telemetry equipment. Voltage output is a computer generated analog voltage corresponding to portions of the accumulator contents which is made available on output lines.

8. Special features of the D17B computer include flag store, split-word arithmetic, and minimized access timing. Flag store provides the capability of storing the present contents of the accumulator while executing the

next instruction. Split-word arithmetic is used in performing arithmetic operations on both halves of a split word at the same time. A split word on the D17B consists of 11 bits. Minimized access timing is the placing of instructions and data in memory so that they are available with minimum delay from the disk memory.

In order to have the D17B computer simulation program simulate the actual computer as closely as possible, all of the foregoing characteristics have been included. As a result of this similarity, the simulation program shows promise for usefulness as a standard for an operational D17B computer. By comparing the results of a test program provided as input to both the hardware and software versions, register and instruction execution malfunctions in the hardware version can be detected.

The D17B computer can be loaded with programs and data from punched tapes. The program and data are punched onto the tape by a tape punch and a tape reader is used to enter this information into the D17B computer. The simulation program is extremely helpful in the preparation of these program tapes which are to be read into the D17B computer. The simulation program has the capability of reading the same punched tapes for input data as are used in loading the D17B computer. The simulation program helps in the preparation of program tapes by detecting and locating invalid symbols punched on the tape and by decoding the program instructions. The simulation program also has

the capability to detect addresses (locations in memory) that are out of range of the present program being run. These capabilities have shown the D17B computer simulation program to be very useful.

Thesis Outline. Chapter II of this thesis contains a description of the structure and organization of the simulation program. The functions performed by the main program and subroutines are discussed and a description of the variables used in writing the simulation program is given. Chapter III contains a description of the simulation language which is used as input data for the simulation program. Methods for creating programs to be run on the simulated computer are given and a method for creating a shortened version of the simulation language is presented. Chapter IV contains a listing of the error statements provided by the simulation program. Chapter V contains example programs which have been run on the simulated computer. Several programs are listed which show the types of output that are available from the simulation program. Chapter VI is the concluding chapter and contains recommendations for additions to the simulation program to enlarge its capabilities.

Four appendixes are included with this thesis to provide additional information and clarification to the D17B computer simulation description. Appendix A contains a listing of the simulation program. Appendix B is a compilation of the D17B instruction set and a listing and description of the D17B load codes. Appendix C contains

figures for interpreting the simulation program output results for binary, discrete, and voltage outputs. Appendix D supplies information for using the D17B simulation program at AFIT. Also included in Appendix D is a condensed listing of the simulation language.

The description of the D17B computer simulation program presented in this thesis assumes the reader has a basic knowledge of the D17B computer and the procedures for programming it. No attempt is made to describe the D17B computer or to describe D17B programming methods. For information concerning these areas, the reader should refer to references 1 and 4.

References 4, 5, 7, and 8 are the main sources of information used in writing the simulation program. Reference 4 is a training manual for the D17 computer which describes the functions and operations of the computer. Reference 5 is a collection of figures which show pictorially the D17B functions and operations. Reference 7 is an engineering manual with a function breakdown of the logic equations and timing diagrams of the computer operations. Reference 8 is an Air Force Technical Manual containing all the logic equations implemented on the D17B computer.

II. D17B Computer Simulation Program

This chapter describes the organization and structure of the D17B computer simulation program. In writing the simulation program, the plan was to simulate the actual computer as closely as possible. This close correlation between the actual computer and the simulation program makes it possible for a user to use both the computer and simulation program using only one set of programming techniques. However, there are several areas in the simulation program where a quasi-simulation approach was used. The quasi-simulation approach uses the same register inputs and generates the same results, but the methods of obtaining the results differ.

In preparing to write the simulation program, several computer simulation languages were studied, the predominant one being the Computer Design Language (CDL) developed at the University of Maryland. This language consists of computer elements (register, memory, counters, etc.) and is described in the first five chapters of reference 2. Portions of the D17B computer simulation program were written in CDL, but because of the nonavailability of a CDL compiler, a transformation to the FORTRAN language was made.

The simulation program is written in the FORTRAN Extended Language to be run on the Intercon System (teletype) of a CDC 6600 Computer system. Instructions for using the simulation program at AFIT are contained in Appendix D. Appendix A is a listing of the simulation program.

The D17B computer has several codes and addresses which it decodes and uses in loading and executing a program. Karnaugh Maps (switch diagrams) of the operation codes, flag store codes, load codes, and channel addresses are shown in Figs. 1 and 2. These codes and addresses appear in the computer in binary form. The operation code is a four bit code used to determine the instruction to be executed. The flag store code is a three bit code which determines where flag store will take place. The load codes are five bit codes used in loading data into the computer. An instruction address is a seven bit code which determines the sector location of the next instruction. The instruction channel address can only be changed by using a transfer (TRA) instruction. A number address is a twelve bit code which consists of a five bit channel designation and a seven bit sector location. Because FORTRAN instructions do not operate on binary data, a correlation between the operation code, flag store code, load code, instruction address, and number address of the D17B computer and a number in the FORTRAN program had to be made. This relationship was made by taking each code or address and changing the binary representation to its equivalent decimal representation. The decimal representation was then used as the designation for the code or address in the FORTRAN program. Included on the diagrams in Figs. 1 and 2 are the binary representation, the quasi-octal representation, and the FORTRAN designation.




Fig. 1. Veitch Diagrams of Operation Codes and Special Instructions:




Fig. 2. Veitch Diagrams of Channel Addresses and Flag Store and Load Codes

A quasi-octal representation of the codes and addresses can be made by taking the binary representation and converting to octal. It is necessary to assume pseudo-zero bits in specific locations. The quasi-octal representation is discussed in the D17B Computer Programming Manual (Ref 1:8). The same type of correlation was also used in designating a sector location in the FORTRAN program. Fig. 3 shows the correlation that was made between the F-loop, V-loop, R-loop, E-loop, H-loop and a sector location.

The concept used in writing the simulation program was to have the person using it provide the same data to the program as he would if he were using the actual computer in the laboratory. The switches must be turned to the proper positions to accomplish loading and computing. The data must be error free to successfully execute a program. The type of display (register or memory) is specified by the user.

The D17B computer simulation program consists of a main program and eight subroutines. The main program is a compilation of three distinct sections each of which performs a major function. These three sections are the reading and translation section, the noncompute mode section, and the compute mode section. Fig. 4 shows the program flow between these sections of the main program and the subroutines.

The organization and structure of each of the sections

SECTOR		V-LOOP	R-LOOP	F-LOOP	E-LOOP	H-LOOP	
MM	FORTRAN	MM	FORTRAN	MM	FORTRAN	MM	FORTRAN
000	1	0	1	0	1	0	1
001	2	1	2	1	2	1	2
002	3	2	3	2	3	2	3
003	4	3	4	3	4	3	4
004	5	0	1	4	5	4	5
005	6	1	2	5	6	5	6
006	7	2	3	6	7	6	7
007	8	3	4	7	8	7	8
010	9	0	1	0	1	10	9
011	10	1	2	1	2	11	10
012	11	2	3	2	3	12	11
013	12	3	4	3	4	13	12
014	13	0	1	4	5	14	13
015	14	1	2	5	6	15	14
016	15	2	3	6	7	16	15
017	16	3	4	7	8	17	16
020	17	0	1	0	1	0	1
021	18	1	2	1	2	1	2
022	19	2	3	2	3	2	3
023	20	3	4	3	4	3	4
024	21	0	1	4	5	4	5
.
.
170	121	0	1	0	1	10	9
171	122	1	2	1	2	11	10
172	123	2	3	2	3	12	11
173	124	3	4	3	4	13	12
174	125	0	1	4	5	14	13
175	126	1	2	5	6	15	14
176	127	2	3	6	7	16	15
177	128	3	4	7	8	17	16

Fig. 3. Correlation between MINIBOON and FORTRAN designation for Sector Track and Multi-word Loops




Fig. 4. 1972 Computer simulation program flow

of the main program will be discussed along with the functions performed by each of the subroutines. The variables used in creating the simulation program are also listed with a short description of how each is used.

Reading and Translation Section. The reading and translation section is the translator and interpreter portion of the simulation program. All input data is read, interpreted, and translated in this portion of the main program. A transfer of operation to the noncompute node or one of the subroutines is made to utilize this data. The programming language accepted as valid data by the simulation program is described in detail in chapter III of this thesis and will not be discussed in the following description of the reading and translation section.

The reading and translation section is physically located at the beginning of the simulation program. When the simulation program is loaded for execution, execution begins at the start of this section. The first output produced by this section is a heading containing the name of the simulation program, the date, and the time at the beginning of execution. The remainder of the reading and translation section is responsible for the reading, interpreting, and translating of input data. Input data is read as alphabetic or numeric characters (hollerith). This data is then interpreted as octal or binary data, a load code, a switch designation (setting), or a miscellaneous input or command. The miscellaneous inputs or commands are




Fig. 6. Switch Interpretation Flowchart




Fig. 7. Miscellaneous Input and Command Flowchart

responsible for a variety of functions which include the following: register and memory display, discrete data, incremental data, setting of flipflops, and mode tracing.

If data is interpreted as octal data, binary data, or a load code, a translation is made from the hollerich representation to binary integer data consisting of 1's and 0's. This binary integer data is then supplied to the noncompute node of the simulation program where it is utilized. A switch designation results in a switch variable being loaded with the designation. Miscellaneous input or command data results in either the storing of input data or the flagging (setting to 1 or 0) of variables which control program flow.

Flow charts showing the organization and structure of the reading and translation section are shown in Figs. 5 thru 7. Fig. 5 shows the interaction and interpretative capability of the simulation program. Figs. 6 and 7 are extensions of the flowchart shown in Fig. 5 and show the results of interpretation of switch designations and interpretation of miscellaneous inputs and commands.

Non-Compute Node Section. This section of the simulation program simulates the noncompute node of the D17E computer. The noncompute node can be divided into two categories each performing a major function. These two categories are noncompute load and noncompute nonload. The noncompute nonload function comprises the following nodes: "prepare to operate", "sync bit counter 1", "sync bit counter 2", "manual halt",

and "program halt". In the prepare-to-operate mode, mode control flipflops are initialized. During sync bit counter 1 and 2 modes, a synchronizing between the clock track bit counter and the bits of a word is made. The manual halt mode is used for idling, preparing to load, and preparing to compute. The program halt mode is entered by execution of a program halt instruction. The noncompute load function is made up of the following modes: "wait", "prepare to sample", "sample code", "parity check", and "process code". The wait mode is used for idling while waiting for input data. The prepare to sample mode is entered when data is detected on the input lines. In the sample code mode the input data is read. The parity check mode is used for checking the input data for odd parity. In the process code mode the input data is decoded and processed according to the deciphered code.

Fig. 8 is a flowchart of the noncompute mode which shows the program flow between these modes. This flowchart was used in writing this part of the simulation program. Fig. 8 is drawn as a veitch diagram with the mode control flipflop states as the boolean variables. As an aid in tracing through the noncompute mode section of the simulation program, the mode control flipflops have been included as content cards. The mode control flipflops are listed as being set to "1" or "0". In the D173 computer these flipflops were actually set, however, they were not needed in the simulation program because of the sequential flow




Fig. 8. Non-Compute Logic Section Flowchart




Fig. 9. Manual Halt Mode Flowchart




Fig. 10. Process Code Code Flowchart

that occurs in a FORTRAN program. Two additional figures, Figs. 9 and 10 have been included which give a further breakdown of the program flow in the "manual halt" mode of noncompute nonload and in the "process code" mode of noncompute load.

Compute Code Section. This section of the simulation program simulates the compute code of the D173 computer. The compute code consists of codes which perform five major functions: "number search", "number read", "instruction search", "instruction read", and "execute". The number search, number read, instruction search, and instruction read codes are equivalent to the fetch cycle associated with other computers. The execute code is equivalent to the execute cycle. Number search and instruction search locate the data word in memory while number read and instruction read unload the located word from memory into a register. Execute results in the execution of one of the 39 instructions in the instruction set of the D173 computer. The compute code section of the simulation program was written using the above functions. A flowchart which shows the program flow in the compute code section is given in Fig. 11.

Subroutines. The subroutines associated with the D173 computer simulation program were made for three purposes:

1. Those functions which were needed several times through the program were created as subroutines.




Fig. 11. Compute Inst Section Flowchart

Subroutines falling into this category are Subroutine LOAD, Subroutine UNLOAD, and Subroutine DISPLAY.

2. Those functions which are only called from one place in the main program, but which are of such importance and magnitude that a separate location is beneficial in the organization of the simulation program. Subroutines in this category are Subroutine STORE, Subroutine FLAGSTO, and Subroutine MEMORY.

3. Those functions which will not be used very frequently. Therefore they could be removed from the simulation program if it was determined that they were not really needed. This would result in a decreased memory core size needed for execution of the simulation program. However, to be able to utilize all the instruction set of the D173 computer and all the channel designations these functions had to remain as a part of the simulation program. Subroutines in this category are Subroutine DISCRET and Subroutine INCREASE.

A description of the function performed by each of the subroutines will be given. The order of explanation is the order of appearance on the program listing located in Appendix A.

Subroutine STORE. This subroutine performs the store (STO) instruction, which stores the contents of the accumulator in the memory address given in bits 12 thru 1 of the instruction register. A normal loading of memory is performed for all channel designations except the single word channels (A, I, L, O), channel 70 (A-loop), and channel

72 (R-loop). The store instruction cannot store in single word loops. Storage in channels 70 and 72 provides the D17B with real time control. Storage in channel 70 results in a whole word addition of the accumulator contents to the addressed word of the R-loop if the fine countdown flipflop (FC) is "0" set. If FC is "1" set, a normal store takes place. Storage in channel 72 results in a split word addition of the accumulator contents to the addressed word of the R-loop if FC is "0" set. If FC is "1" set no store is allowed. This subroutine can detect erroneous switch settings which terminate the run upon return to the main program.

Subroutine LOAD. This subroutine provides the function of loading the contents of the accumulator into addressed memory locations. The areas of memory that can be loaded by the subroutine are: 20 cold-storage memory channels (channels 00 thru 45), the hot-storage memory channel (channel 50), channel 52 (R-loop), channel 54 (H-loop), channel 56 (E-loop), and channel 60 (U-loop). This subroutine can also detect erroneous switch settings which will terminate the program run. A call is made to this subroutine from both the noncompute mode section and the compute mode section of the main program.

Subroutine UNLOAD. This subroutine performs the function of unloading an addressed word of memory into the R-register. The information unloaded is then used either

as an instruction or an operand number. This subroutine can unload data from all addressable memory channels. Data unloaded from channels 70 and 72 is incremental data used for real time control. If the channel designation is either 70 (V-loop) or 72 (R-loop), one of two possible actions can take place. For the V-loop, if VK (incremental input flipflop) is "0" set then normal unloading occurs, however, if VK is "1" set then the one's complement of the V-loop is unloaded. The same conditions apply to the R-loop and the settings of RK (incremental input flipflop). This subroutine can detect out of range conditions for the cold-storage and hot-storage memory channels.

Subroutine FLAGSTO. This subroutine performs the function of deciphering flag store location bits (bits 17, 18, 19) of the instruction register and storing the contents of the accumulator in the deciphered channel at the sector address associated with the execution of the present instruction. The flag store codes provide for storing in the following channels: hot-storage memory channel (channel 50), channel 52 (V-loop), channel 54 (R-loop), channel 56 (E-loop), channel 60 (H-loop), and channel 64 (L-register). The remaining two flag store possibilities are flag store telemetry signal and flag store idle.

Subroutine DISPLAY. Subroutine DISPLAY provides the simulation program with the capability of displaying the binary contents of all registers and loops. This subroutine

has two entry points, ENTRY REG1 and ENTRY REG2. Entry point REG1 is called from the reading and translation section of the main program and performs the function of interpreting the arguments given with the register command. An argument consists of a register designation enclosed in parenthesis immediately following a register command. If a valid argument exists, the variable Registr is set to one. Registr being one set allows the main program to denote a register or loop to be displayed. A call to entry point REG2 is then made to determine if the contents of that register or loop should be displayed. Entry point REG2 checks to see if the register or loop was specified in the register command argument, if not a return is made to the main program. If it was specified then its contents will be displayed as output.

Subroutine MEMORY. This subroutine provides the capability of displaying the contents of memory (channels 00 thru 50) whenever the memory command is specified. Upon entry into this subroutine a check is made of the memory command argument to determine if the display should be in octal or binary. A memory command argument consists of either BINARY or OCTAL being enclosed in parenthesis immediately following a memory command. If no argument was specified, the default condition of OCTAL is used. In displaying the contents of memory, only those portions of memory that have been written into since memory was last initialized will be shown in the output listing. Memory is initialized by writing ten decimal 9's into each word of

memory. This condition is then checked to determine if the contents have changed, and if they have, the contents of that location are printed as output.

Subroutine DISCRET. This subroutine provides the capability of entering discrete data and storing it for use in a program using the discrete input instructions (DIA or DIB). Subroutine DISCRET has two entry points, ENTRY DISK and ENTRY DIB. Entry point DISK is called to interpret and translate X-discrete inputs and store them for use during a program run. 19 bits make up each X-discrete input. A maximum of ten X-discrete input requests is allowed, because the storage area data array in the FORTRAN program is dimensioned for 10.

Entry point DIB is called to interpret and translate Y-discrete inputs and store. Each Y-discrete input consists of 24 bits. A maximum of ten Y-discrete input requests is allowed, because the storage area data array in the FORTRAN program is dimensioned for 10.

Subroutine INCRMB. This subroutine provides the capability for entering incremental data into the four words of the V-loop or the four words of the R-loop. Subroutine INCRMB has two entry points, ENTRY INCR and ENTRY INCR. Entry point INCR is called to interpret and translate R-incremental inputs and store in R-loop. Each R-incremental input is made up of 24 bits. Four R-incremental input requests fill the R-loop and entering another request

causes word 0 of the R-loop to be loaded with the new data. Additional inputs fill word 1, word 2, and word 3 with new data. This sequence can continue indefinitely.

Entry INCV is called to interpret and translate V-incremental inputs and store in V-loop. Each V-incremental input request is composed of 24 bits. Four V-incremental input requests fill the four words of the V-loop and additional input requests cycle through the four words again filling them with new data similar to the R-loop.

Simulation Program Variables. This section contains a compilation and description of the variables used in the D17B computer simulation program. A complete alphabetical listing is made of the variables with descriptions of their main uses within the program. Several of the variables have been used for more than one function. They are described as having no main usage. For these particular variables and several others, the reader should refer to the computer printout and note the use made of them in each instance they have been used. The variables that are in this category are discussed at the end of this section.

Each of the variables in the simulation program are integer variables or have been declared as such in an INTEGER statement, except the variables "Volts" and "Voltage" which are real variables.

The listing and description of the variables is as follows:

A(24) - Accumulator, consists of 24 bits.

- AK - Carry, borrow flipflop.
- BINARY - Binary=0 represents octal designation.
Binary=1 represents binary designation.
- C(5) - Operand channel register, consists of 5 flipflops.
- CB(5) - Operand channel buffer register, consists of 5 flipflops, copies the 5 least significant bits of instruction register, for "Y" special instructions.
- CHAN - Contains PROGRAM channel designation.
- CODE - Used mainly for PROGRAM operation code designation.
- CONREP(2⁴,2) - Common registers used for storage and manipulation of information in program.
- CP(5) - Instruction channel register, consists of 5 flipflops.
- D(5) - Discrete output register, consists of 5 flipflops.
- DD - Discrete switch.
- DISPLAY - Set to "P" when output will be displayed to high speed printer; set to "N" otherwise.
- DR - Detector reset flipflop.
- E(8) - E-loop, consists of 8 words.
- EM - Cold-storage memory write switch.
- F(4) - F-loop, consists of 4 words.
- FC - Fine countdown flipflop.
- FD - Initiate loading switch.
- FEECT - Flag store sector designator.
- FASIC - Set in manual halt mode to FD or FE.

- switches to manual halt mode.
- G(3) - Binary output register, consists of 3 flipflops.
 - H(16) - H-loop, consists of 16 words.
 - HALT - Data word containing hollerith characters "HALT".
 - HCODE(S) - Data array which contains hexadecimal code for numbers 8 thru 15.
 - I(24) - Instruction register, consists of 24 flipflops.
 - ICHAN - Contains calculated ~~CHAN~~ designation for instruction channel.
 - IH - Mechanical input switch.
 - INSIG - Set in manual halt mode to flag IH switch to manual halt mode.
 - IRSE - Set to designate memory data to be unloaded into instruction register rather than number register.
 - ISECT - Contains calculated ~~SECT~~ designation for instruction sector.
 - IT(5) - Input transmission lines, contains the 4 bits of information and a parity bit which make up the input data for octal and load codes.
 - K - Compute mode switch, three-position switch (Run, Halt, Single).
 - KPR - Set to 1 by an KPR instruction, used in program control after an KRA instruction has been executed.
 - KSIG - Set to 1 by an KPR instruction, used to flag K switch to program halt mode.

- KSING - Set to 1 in manual halt mode to flag K switch or T signal to manual halt mode.
- L(24) - Lower accumulator, consists of 24 bits.
- LIST - Contains number of executions specified, has a default of 50.
- LIST1 - Counts the number of executions in compute mode and compares with the number specified.
- K(128,21) - Memory storage array, consists of 2688 words which includes cold-storage and hot-storage memory.
- KK(8) - Data array with ASCII-code designation for load codes.
- KKAI - Set to 1 when input is to be in ASCII-code; set to 2 when ASCII-code is to be read from Tape2; set to 3 when ASCII-code is to be read from Tape3; reset to 0 at end of ASCII-code.
- LR - Master reset switch, (momentary on type).
- R(24) - Number register, consists of 24 bits.
- HSLANK - Data word containing hollerith character " ".
- HCHAN - Contains calculated FOREMAN designation for operand channel.
- HC.L - Counts input data columns, reset to 0 at count of 73.
- HCHIA - Data word containing hollerith character " ,".
- HF.LG - Set to 1 in a subprogram when fatal error has been encountered, terminates run upon return to main program.

- NINES** - Data word containing 9999999999, used to initialize memory and detect out of range conditions.
- NLIST** - Data array containing decimal integers 0 thru 9, used in detecting valid argument in execute command.
- NLPAREN** - Data word containing hollerith character '('.
- NREG(10)** - Data array containing hollerith characters of the registers and loops, used in displaying the contents of loops and registers.
- NRPAREN** - Data word containing hollerith character ')'.
.
- NSECT** - Contains calculated FORTRAN designation for operand sector.
- NUM** - Used in several different applications throughout program.
- NU(27)** - Data array used mainly for interpreting data, switch settings, and commands.
- WORD(72)** - An array used to store 72 characters of input data which are to be interpreted.
- O(4)** - Operation-code storage register, consists of 4 flipflops.
- OFF** - Data word containing hollerith characters "OFF".
- ON** - Data word containing hollerith characters "ON".
- ONE** - Data word containing octal one.
- F(3)** - Fuse register, consists of 3 flipflops.
- PLD** - Used in several different applications

through program.

- PR - Power on/off switch.
- R(4) - R-loop, incremental input loop consisting of 4 words.
- REG(10) - Array which is set by register command to display those registers and loops given as arguments.
- REGIST - Variable which contains the code of the register or loop that has just changed information.
- RI - Counts number of incremental inputs to R-loop, reset to 1 at count of 5.
- RII - R-loop incremental flipflop, can be set to 1 or 0 by program input.
- RUI - Data word containing hollerith characters "RUI".
- SB(3) - Flag code buffer register, consists of 3 flipflops, used in calculating location to which flagstore will take place.
- SECT - Used mainly to contain FORTRAN sector designation.
- SIGNAL - Variable set by signal command, if set to 1, nodes of operation will be traced.
- SINGLE - Data word containing hollerith characters "SINGLE".
- T - Timing signal, (momentary on).
- TRAS - Set to 1 by TRA instruction, used in controlling program operation after a TRA instruction has been executed.
- TSIC - Set to 1 in wait node, used to flag T signal to wait node.

- U - U-loop, consists of 1 word.
- V(4) - V-loop, incremental input loop which consists of 4 words.
- VI - Counts number of incremental inputs to V-loop, reset to 1 at count of 5.
- VR - V-loop incremental flipflop, can be set to 1 or 0 by program input.
- VO(8) - Voltage output register, consists of 8 flipflops.
- VOLTAGE - Variable used in calculating analog voltage designated by contents of voltage output register.
- VOLTS - Data array which contains numbers used in calculating voltage output.
- WTIME - Variable which is set to the number of word times required for execution of each instruction.
- X(19,10) - Array which stores X-discrete input data to be used in program run.
- XI - Counts number of X-discrete inputs, maximum of 10 is allowed.
- XI - Counts number of X-discrete inputs used in program, when greater than XI it assumes value of XI.
- Y(24,10) - Array which stores Y-discrete input data to be used in program run.
- YI - Counts number of Y-discrete inputs, maximum of 10 is allowed.
- YI - Counts number of Y-discrete inputs used in program, when greater than YI it assumes value of YI.

ZERO - Data word containing octal zero.

The major portion of the variables included in this listing have the same name as used in the D173 computer literature. For comparison purposes, the reader is referred to the documents pertaining to the D173 computer listed in the bibliography. (Ref 6:110-114)

The following variables, some of which appear in the above listing, have been used in several different applications in the simulation program: "Code", "Coareg", "Rus", "Phase", "Sect", "Voltage", "I1", "I2", "I3", "I4", "I5", and "I6". These variables have been pointed out for those interested in modifying the simulation program or for those interested in implementing the simulation program on a different computer system.

A description of the organization and structure of the D173 computer simulation program has been given in this chapter. The next area to be covered is the simulation language accepted by the simulation program.

III. D17B Computer Simulation Language

This chapter describes the simulation language understood and accepted by the D17B computer simulation program. The simulation language is the input data to the simulation program. Methods for programming the simulated computer are discussed along with a method for creating a shortened version of the simulation language. Error detection capabilities of the simulation program are presented in chapter IV. Chapter V will present some examples of programs that have been run along with the types of output that are available.

For purposes of presentation, the simulation program language is divided into the following categories: numbers and load codes, switches, and miscellaneous inputs and commands. A description of the elements of the simulation language in each of these categories will be given along with guidelines for using each.

Numbers and Load Codes. The number systems and load codes accepted by the simulation program are:

Octal numbers - 0, 1, 2, 3, 4, 5, 6, 7

Binary numbers - 0, 1

Load Codes - HALT, LOCATION, FULL, VERIFY, CHECK, ENTER, CLEAR, DELETE (A description of the Load Codes is given in Appendix B)

Three different representations of the numbers and load codes can be specified. By specifying OCTAL, BINARY, or HEX, an octal representation, a binary representation, or

an ASCII representation of the numbers and load codes can be used. The representation of the numbers and load codes in the three specifications are as follows:

	<u>Octal</u> <u>Representation</u>	<u>Binary</u> <u>Representation</u>	<u>ASCII</u> <u>Representation</u>
Numbers -	0	10000	0
	1	00001	1
	2	00010	2
	3	10011	3
	4	00100	4
	5	10101	5
	6	10110	6
	7	00111	7
Load Codes -	HALT	01000	8
	LOCATION	11001	9
	FILL	11010	Z
	VERIFY	01011	;
	COMPUTE	11100	<
	ENTER	01101	=
	CLEAR	01110	^
	DELETE	11111	?

When OCTAL is specified numbers and load codes must be in the octal representation. When BINARY is specified numbers and load codes must be in the binary representation. When ASCII is specified numbers and load codes must be in the ASCII representation. Program tapes to be run on the D17B

computer are in the ASCII representation. The default specification is OCTAL.

To terminate an octal or binary representation, all that is required is to specify another representation. To terminate an ASCII representation requires that the letter "R" be supplied after the last ASCII input symbol. Doing this will cause the program to revert to the octal representation or binary representation which it had before REPR was specified.

The default specification is assumed if an error results in program termination, if the power switch is turned off, or if REINITIALIZATION is specified.

Switches. With the simulation language in this category it is possible to specify switches and designate a setting or mode. The simulation program accepts these switch designations and provides this information to program variables associated with the switches.

The form for specifying switches is as follows:

Switch(Arg)

where Switch is the designated switch mnemonic name, and Arg is the switch setting or mode position of the switch.

The switches and allowed settings are as follows:

<u>Switch Name</u>	<u>Switch Mnemonic & Settings</u>
Timing Signal	T(ON)
Power On/Off Switch	PR(ON), PR(OFF)
Initiate Loading Switch	RS(ON)

Master Reset Switch	MR(ON)
Cold-Storage Write Switch	EW(ON), EW(OFF)
Discrete Switch	DD(ON), DD(OFF)
Mechanical Input Switch	LI(ON)
Compute Mode Switch	K(HALT), K(SINGLE), K(RUN)

Timing Signal. The timing signal is produced automatically for the octal and ASCII representations. Therefore T(ON) need be used only after each binary representation of a number or load code. The timing signal is turned off by the program.

Power On/Off Switch. The power switch must be turned on after each loading of the binary deck, and this must be done before the master reset switch is turned on to prevent an abnormal program termination. Once the power switch is turned on, it remains on until it is turned off or the program is halted and "END OF PROGRAM" is printed. The default condition for the power switch is OFF.

Initiate Loading Switch. This switch is turned on to initiate loading and puts the simulation program in the wait mode of noncompute. It is a momentary on type switch and is turned off by the program.

Cold-Storage Write Switch. The cold-storage write switch is an on/off type switch that allows writing on the cold-storage channels (channels 00 thru 46) of memory when turned on. When the switch is off, no writing is allowed

and any attempt to write will cause an abnormal program termination. Once EW(OK) has been specified this condition will remain until it is turned off or until the program is halted and "END OF PROGRAM" is printed. The default condition for the cold-storage write switch is OFF.

Master Reset Switch. The master reset switch is turned on to initialize certain flipflops, synchronize the bit counter and sector track, load the instruction register with a transfer (TRA) instruction to channel 00, sector 000, and put the simulated computer into the manual halt mode of noncompute. The master reset switch is a momentary on type switch and is turned off by the program.

Discrete Switch. The discrete switch is an on/off type switch that allows writing on the hot-storage channel (channel 50) of memory and allows discrete outputs when turned on. When this switch is off no writing is allowed on channel 50 and any attempt to write will cause an abnormal program termination. Also when this switch is off no discrete outputs can appear which will be reflected in the output listing by the printing of the following statement: "DISCRETE SWITCH IS OFF - DISCRETE OUTPUTS ARE DISABLED". Once DD(OK) has been specified, this condition will remain until it is turned off or until the program is halted and "END OF PROGRAM" is printed. The default condition of the discrete switch is OFF.

Mechanical Input Switch. The mechanical input switch is used for putting the computer in the wait mode of non-compute from the idle submode of manual halt. Whenever IH(OH) is specified it must be followed by an ES(OH) to put the computer in the wait mode. Failure to do this causes an abnormal program termination. The mechanical input switch will be used very infrequently. The mechanical input switch is a momentary on type switch and is turned off by the program.

Compute Mode Switch. The compute mode switch is a three position switch that can be set at RUN, SINGLE, or HALT positions. With the switch set at the HALT position, only functions in the noncompute mode can be performed. Setting the switch at the RUN or SINGLE positions allows the computer to enter the compute mode. If the switch is set to the SINGLE position, one instruction is executed in the compute mode. The next instruction is stored in the instruction register and the simulated computer goes thru the program halt mode to the manual halt mode to wait for further switch settings or conditions. The SINGLE position of the compute mode switch is momentary on type and the program returns the switch to the HALT condition. When the compute mode switch is set to the RUN position, continuous operation occurs in the compute mode until an HIA (halt and proceed) instruction is encountered or the program is abnormally terminated. The compute mode switch has a default condition of HALT.

Miscellaneous Inputs and Commands. The simulation language in this category provides many functions that are unrelated but were not of such importance to warrant being in a category of their own. The functions that will be described in this category are listed as follows:

- Register and Memory Display
- Incremental Inputs
- Discrete Inputs
- Node Tracing
- Execution Specifications
- Setting of Flipflops
- Initialization

Register and Memory Display. The binary contents of any of the registers (A,I,L,R) or loops (U,F,S,H,V,W) can be displayed by use of the register command. The register command has the following form:

REGISTER(Arg)

where Arg is a list of the registers and/or loops to be displayed.

The register command can contain from zero to ten specifications in the argument listing. A valid specification is one of the following letters which when specified will display the contents of the loop or register associated with it whenever the contents of that register or loop change in a program run:

<u>Specification</u>	<u>Register or Loop Displayed</u>
A	Accumulator
I	Instruction Register
L	Lower Accumulator
H	Number Register
U	U-loop (1-word loop)
F	F-loop (4-word loop)
E	E-loop (8-word loop)
H	H-loop (16-word loop)
V	V-loop (4-word input-loop)
R	R-loop (4-word input loop)

The arguments of the register command can be separated by commas or blanks or they can be placed one after another.

Examples: REGISTER(A,I,L,H) Will display contents of accumulator, instruction register, lower accumulator, and number register.

REGISTER(V,R,A) V-loop, R-loop and accumulator will be displayed.

REGISTER() No registers or loops will be displayed.

The default condition for the register command is REGISTER(). The default condition is assumed each time a program run is terminated and more input data is supplied. Therefore if register display is wanted, a register command must be used each time data is entered.

To display the contents of cold-storage and hot-storage channels (channels 00 thru 50) of memory, a memory command is used. The memory command has the following form:

MEMORY(Arg)

where Arg is the type of display requested, either BINARY or OCTAL.

If the argument is not included or incorrectly specified, the default for Arg is OCTAL. The memory command can be used anywhere within the program.

Examples: MEMORY(BINARY) Memory display will be in binary.
MEMORY Memory display will be in octal,

Incremental Inputs. Because the simulation program does not have real time control capability, provisions were made for entering data in the V-loop and R-loop. This data could then be used in the programming of the simulated computer as though it had been supplied incrementally during real time processing.

The form of the request for entering incremental data is:

Loop(Arg)

where Loop is either V or R and Arg is 24 bits.

For Arg to fill the whole word of the V-loop or R-loop, it should contain 24 or more bits. Any bits above 24 are ignored. Any bits less than 24 results in the least significant bits remaining unchanged. Storage starts with bit 24 and continues towards bit 1 until data is exhausted.

Invalid bits are assumed by the program to be zero and a message is output to this effect. The first incremental input request stores data in word 0 of the V-loop or R-loop (whichever is being filled). The second request in

word 1, the third request in word 2, the fourth request in word 3. Additional requests start over with word 0 and repeat the cycle. Each time the program terminates for more data, the program is initialized to start with word 0 again. It is possible by including no data in the argument to skip numbers without changing the previously stored data. For readability blanks are ignored in the argument portion of the request. The data can therefore be arranged in any groupings desired.

Examples: R(000 001 010 011 100 101 110 111) This request fills word 0 of the R-loop with the binary data given in argument.

V() V() V() V(000000111111 000000 111111) This request causes words 0, 1, and 2 of the V-loop to remain unchannced and word 3 to be filled with the binary data given in argument.

Discrete Inputs. Discrete inputs are necessary to supply data for use with the DIA and DIB (Discrete Input A and Discrete Input B) instructions.

The form of the request for entering discrete input is:

Type(Arg)

where Type is the type of discrete input, either X or Y, and Arg is 19 bits for X-discrete inputs and 24 bits for Y-discrete inputs.

For Arg to be valid it must contain the number of bits required for the input type. It can contain more bits than required, because excessive bits above those required are ignored. If not enough bits are supplied, however, the program will use the data beyond the request until the proper

count is reached.

Invalid bits are assumed by the program to be zero and a message is output to this effect. A maximum of ten X-discrete input requests and ten Y-discrete input requests is allowed before the storage area is filled. Additional requests are ignored. Input requests fill the storage array in sequential order from 1 to 10. Provisions for refilling the discrete storage array once all ten storage areas have been filled is given in the initialization portion of this section.

In using the stored discrete inputs, they are used from 1 to the highest number stored. Additional requests beyond the highest number results in the program using the highest number stored and a message is output to this effect. Whenever an abnormal termination of the program is made or the power switch is turned off, the counter for using discrete inputs is initialized to 1.

Code Tracing. Code tracing is used in deciphering the contents of a program. In the noncompute mode, the modes of operation are listed as output. In the compute mode, the instruction being executed is listed as output and a flag store is indicated if it was programmed.

The code tracing capability is requested by a signal command with the following form:

SIGNAL

Whenever SIGNAL is specified in a program, it flips the representation of a variable from 1 to 0 or 0 to 1 depending

upon the value it had when the signal command was given. Code tracing is performed when the signal variable is 1. Whenever a program run is terminated and more input data is supplied, the signal variable is initialized to 0. The signal command used with the register command will give as output a detailed listing of the contents of a program.

Execution Specification. There are numerous occasions when a programmer will inadvertently write a program which loops on itself resulting in execution going on to infinity. To prevent this from happening in the simulated computer, provisions have been made for counting the number of execution cycles in the compute mode and terminating the program run when the number exceeds a specified amount. The programmer can specify the number of executions allowed by an execute command.

The form of the execute command is as follows:

EXECUTE(Arg)

where Arg is any four digit decimal number from 0000 to 9999.

If no execute command is given, the default value is EXECUTE(0050). Each time the program terminates for more data, the execution cycle counter is initialized to zero. However the number of executions allowed is initialized to the default value only upon an abnormal program termination, power switch turn off, or initialization. The number of executions specified is printed out whenever an execute command is encountered in a program.

Setting of Flipflops. The simulation language described here provides the capability of setting or resetting certain specified control flipflops which can change program flow when encountered. The flipflops that can be set are DR (detector) flipflop, RK (incremental input) flipflop, and FK (incremental input) flipflop.

The status of the DR flipflop is used in the execution of several instructions. It is reset to "0" by program control using the RSD (Reset Detector) instruction. To "1" set the DR flipflop, a command with the following form is used:

DR

The condition of the FK and RK flipflops determine the form of the data unloaded from the I-loop and J-loop respectively. If RK and FK are "0" set, data is unloaded into the H-register in normal form. If FK and RK are "1" set, the one's complement of the data is unloaded into the H-register.

The form for specifying the condition of the FK and RK flipflops is:

Flipflop(Arg)

where Flipflop is either FK or RK, and Arg is 0 or 1.

Initialization. When the binary deck of the simulation program is loaded for execution, memory is initialized by putting ten decimal 9's in every word location, the binary output flipflops are set to a +1 condition on all three lines, the discrete input request counters are set to start counting at 1, and the DR and RSD flipflops are "0" set. The

programmer can cause the same initialization to occur by using the initialization command which has the following form:

INITIALIZATION.

Programming Methods. The programming methods presented in this section and the programming examples of chapter 7 do not discuss methods for programming the D173 computer, but are concerned with methods and examples for programming the simulation program. For a discussion of programming the D173 computer, the reader should refer to the programming manual written for the Minuteman Computer Users Group, (Ref 1)

In the previous section of this chapter, a description of the input language that can be used by the simulation program was given. In this section methods will be described for arranging this language in a program form which can be run on the simulated computer.

The approach for arranging the input language in program form found most advantageous by the author is to visualize a hardware control console with switches for each element of the simulation language. To write a program then requires that the programmer write down the simulation language code for each switch that he would push on the console. This approach works because of the similarity between the simulation program and the hardware version of the computer.

In writing a program to be run on the simulated

computer, the programmer is not restricted to any input format. The input is format free and can be entered 72 characters per line. This allows the programmer to write a continuous program with each word of the simulation language separated by a delimiter. A delimiter is a character which fixes the end of a simulation language word. The delimiter required is one blank between each word of the simulation language. Exceptions to the use of a delimiter are that octal data can be grouped and no delimiter is needed for the ASCII representation.

There are three words in the simulation language that must begin in column one. These words are `PR(OFF)`, `GO`, and `$`. The two words `PR(OFF)` and `GO` signify that the input data is complete and ready to be read and interpreted by the simulation program. Entering `PR(OFF)` will result in the power switch being turned off at the end of the run. Entering `GO` causes the simulation program to return for more input data when it is interpreted. A comment line is created by specifying `$` in column 1. The program ignores the 71 remaining characters in that line.

Whenever the simulation program is loaded for execution, `PR(ON)` must be specified before `PR(OFF)`. Once the power switch has been turned on it remains on until it is turned off or until the program is halted. `EW(ON)` and `DD(ON)` will also remain on until turned off or until the program is halted.

A typical program to be run on the simulated computer

will contain switch designations, octal or binary data and load codes, and commands. To enter octal or binary data and load codes, the simulated computer must be in the wait mode of noncompute. One of several ways that this can be accomplished is with the following switch designations:

PR(OH) NR(OH) PS(OH)

The power switch has now been turned on, the master reset switch has been depressed putting the computer through the "prepare to operate" mode, "sync bit counter 1-2-2" mode where the instruction register is loaded with a transfer (TRA) instruction to channel 00, sector 000, and into the manual halt mode. The initiate loading switch was pushed putting the computer into the wait mode. To enable writing on cold-storage channels of memory and allow the memory to be filled with input data the following would be specified:

EW(OH) FILL

The cold-storage write switch has been turned on and the fill load code has been specified. The simulated computer is now ready to receive and store data. The following program is a sample D17B computer program to add two octal numbers (14 and 2) and output a telemetry signal of the answer:

```
44010201 ENTER 64020202 ENTER 4202200 ENTER CLEAR 201
LOCATION CLEAR 14 ENTER CLEAR 2 ENTER
```

The addition program and data have been entered into memory. To put the simulated computer into the compute mode requires the following switch designations:

R(RUN) RR(OFF)

The compute switch has been set at the RUN position and the master reset switch is depressed again putting the computer through the modes described earlier. Once the manual halt mode is reached, the computer will automatically go to the compute mode and the program will be executed.

The complete program would look as follows:

RR(OFF) RR(OFF) RS(OFF) ES(OFF) FILL 44010201 ENTER 64020202
 ENTER 42102200 ENTER CLEAR 201 LOCATION CLEAR 10 ENTER
 CLEAR 2 ENTER R(RUN) RR(OFF)

The above program is complete and upon execution will output the answer (total 16) via a telemetry signal. The telemetry signal consists of 24 bits (000000 000000 000000 010000).

Entering either RR(OFF) or GO provides a ready signal to the simulation program. This ready signal results in the execution of the input data supplied by the user. If RR(OFF) was specified, then at the end of execution, the teletype would print the following message:

"TO RUN ENTER RR (RUN) FILL 'RUN'; TO STOP FILL 'HALT' -"
 To continue running more programs or more data, the user would type RUN. The system would respond and tell the

GE/EE/72-7

user to (ENTER PROGRAM). At this point the user would enter more programs or more data.

If GO has been specified then at the completion of the program run the system would respond with the message to (CONTINUE PROGRAM). The user can now execute the same program over again with the same data or new data can be entered. The program written onto the memory will remain there until overwritten or until initialization occurs.

To execute the same program again would require the following:

```
NR(OH) K(RUN)
```

```
GO
```

To execute the same program again with new data (20 & 12) would require the following:

```
NR(OH) FS(OH) FILL CLEAR 201 LOCATION CLEAR 20 ENTER
```

```
CLEAR 12 ENTER K(RUN) NR(OH)
```

```
GO
```

Overwriting the previous program with a program to multiply two numbers (+.04000000 and +.30000000) could be accomplished as follows:

```
NR(OH) FS(OH) FILL CLEAR 1 LOCATION 24020202 ENTER
```

```
CLEAR 201 LOCATION 02000000 ENTER 14000000 ENTER
```

```
GO
```

This program would produce no results because it was not entered into the compute mode. To execute it would

GE/EE/72-7

require:

```
NR(ON) R(RUN)
```

```
GO
```

Execution of the program produces a telemetry signal of the answer. For a more comprehensive listing of the compute mode portion of the program, the signal and register commands can be used. When using the signal and register commands in the compute mode for the first few times, the number of executions allowed should be lowered. This is done to prevent large amounts of output in case the program has loops. To execute the multiply program using the signal and register commands would require:

```
EXECUTE(0010) SIGNAL REGISTER(A,I,L,N) R(RUN) NR(ON)
```

```
GO
```

It is possible to run a program ending with an NFR instruction (such as the previous addition or multiply programs) several times using two different numbers each time. To do this requires specifying R(HALT) when the simulated computer is in the program halt mode and to follow this by RS(ON). Specifying R(HALT) puts the simulated computer in the manual halt mode and specifying RS(ON) puts the simulated computer in the wait mode. If a signal or register command was being used, then SIGNAL REGISTER() should be specified before entering more data. Doing this prevents mode tracing and register display while the new data is

GE/EE/72-7

being loaded into the computer. The signal and register commands must be respecified before K(RUN) is specified to allow mode tracing and register display in the compute mode. The new data can be entered by specifying a fill load code and following this with the new data. The simulation program can now be put back into the compute mode by specifying K(RUN) followed by IR(ON). This cycle can be repeated as many times as desired. The program for doing this with two sets of data would look as follows:

```
IR(ON) PS(ON) FILL CLEAR 201 LOCATION 20200000 ENTER  
04040000 ENTER K(RUN) IR(ON) K(HALT) PS(ON) FILL  
CLEAR 201 LOCATION 00300000 ENTER 22340000 ENTER  
K(RUN) IR(ON)  
GO
```

The previous examples have been entered into the compute mode by specifying IR(ON) K(RUN) or K(RUN) IR(ON). This results in a transfer to channel 00, sector 000 and starting execution at that location. A program can be executed at any starting location by specifying 5000xxxx LOCATION COMPUTE K(RUN). xxxx is the channel address and sector location of the first instruction to be executed. LOCATION puts the transfer instruction 5000xxxx in the instruction register, COMPUTE puts the computer in the manual halt mode and K(RUN) puts the computer in the compute mode for continuous run.

All programs which specify K(RUN) should end with a halt and proceed (H&P) instruction. This instruction puts

the computer into the program halt mode. If an HPR instruction is not used, the program will continue in the compute mode until an error occurs which will terminate the run or the number of executions exceeds the number specified.

Shortened Version of Simulation Language. The following description of a method for creating shortened versions of the simulation language does not apply to octal data, switches (except compute mode switch), or flipflop settings. These parts of the language have not been included in the discussion.

A shortened version of the input language can be created by the user. To do this requires taking those letters of a simulation language word which are used by the simulation program in interpreting it and using those letters as the input for the word. Additional letters can be added to build a mnemonic form of the word if desired. The following is a listing of those words in the simulation language which can be shortened, a listing of the portions of the word which are used in interpreting it, and an example of a shortened version of the word:

<u>Simulation Language</u> <u>words which can be</u> <u>Shortened</u>	<u>Interpreting</u> <u>Letters</u>	<u>Example of a</u> <u>Shortened Version</u>
HALT	H	HALT
LOCATION	L	LOC
FILL	FI	FILL
VERIFY	V	VER

COMPUTE	CO	CON
ENTER	EN	EN
CLEAR	CL	CL
DELSTE	DE	DEL
OCTAL	O	OCT
BINARY	B	BIN
HEX	HE	HEX
SINGLE	S	SIG
RUN	R	RUN
REGISTER(Arg)	RE(Arg)	REG(Arg)
MEMORY(BINARY)	ME(B)	MEM(B)
MEMORY(OCTAL)	ME(O)	MEM(O)
SIGNAL	S	SIG
EXECUTE(Arg)	EX(Arg)	EXEC(Arg)
REINITIALIZATION	REI	REINIT

The same using conditions apply to the abbreviated version of the language as apply to the full-word version. A blank is needed as a delimiter between each word of the language except octal data. Input data is entered with a free format. All 72 columns can be used for entering input data, however, no language element can be divided between two lines. If a word will not fit on a line, leave the remainder of the line blank and put the word at the first of the next line.

A description of the simulation has been given in this chapter. This language consists of numbers and load codes, switches, and miscellaneous commands. Also discussed was

the method for creating programs to be executed by the simulation program. The chapter was concluded with a method for creating a shortened version of the simulation language. The following chapters will give a listing of the error detection capability of the simulation program and will present examples of programs that have been run on the simulated computer.

IV. Error Detection

Error detection is one of the outstanding features of the D17B computer simulation program. With this capability the program tapes can be error checked by the simulated computer before they are run on the D17B computer. To successfully load and execute a program on the D17B computer the program has to be error free. At the present time there are no error checks made by the D17B computer except for parity and verifying the contents of memory.

The error detection provided by the simulation program goes beyond checking just program tapes. All input data is checked for validity by comparing the input symbols against the simulation language symbols. Checks are also made by the simulation program to detect invalid switch settings, addresses that are out of range of the program, and a variety of conditions that are not allowed by the D17B computer.

A listing of the error statements that are provided by the simulation program is given in this section. Included with each statement are possible causes of the error or a further explanation of the error.

Error Statements/ Causes of Errors. A listing of the error statements provided by the D17B computer simulation program is as follows:

THE FOLLOWING DATA IS NOT ALLOWED: (Invalid Data)
Input symbols specified are not part of the simulation language.

GE/ES/72-7

LOAD CODES MUST BE IN BINARY WHEN BINARY IS SPECIFIED

A different representation for a load code was used when the binary representation was specified.

THE FOLLOWING INPUT DATA IS INVALID: (Invalid Data)

Portions of the input word were interpreted but an improper symbol was encountered disallowing any further interpretation.

COMPUTER IS NOT IN WAIT MODE - DATA CANNOT BE ENTERED - PROGRAM TERMINATED

The program must be in the wait mode of noncompute for data to be entered.

AN FS(ON) SIGNAL MUST FOLLOW AN IK(ON) SIGNAL TO PUT MACHINE IN WAIT MODE - DATA IGNORED

If IK(ON) is specified, the only way to put the computer in the wait mode is to specify FS(ON).

COMPUTE MODE SWITCH SPECIFIED INCORRECTLY

Only RUN, SINGLE, or HALT can be used as codes for the compute switch.

THE FOLLOWING INPUT DATA ON PAPER TAPE IS INVALID - (Invalid Symbol)

When PAPER has been specified, input data must be in the ASCII representation.

EXECUTE ARGUMENT SPECIFIED INCORRECTLY - DEFAULT VALUE OF 50 ASSUMED

The argument of the execute command must contain four decimal digits to be valid.

COLD-STORAGE WRITE SWITCH SPECIFIED INCORRECTLY

Only ON or OFF can be used as the settings for the cold-storage memory write switch.

DISCRETE SWITCH SPECIFIED INCORRECTLY

Only ON or OFF can be used as the settings for the discrete switch.

POWER ON/OFF DATA IS INCORRECT

Only ON or OFF can be used as the settings for the power on/off switch.

CHANNEL SPECIFIED CANNOT BE LOADED - PROGRAM TERMINATED

Only channels 00 thru 56 can be loaded by an enter load code.

PR(OFF) CANNOT BE SPECIFIED WITH PR(ON) - PROGRAM TERMINATED

PR(ON) must be specified before PR(OFF).

K(HALT) MUST BE SPECIFIED BEFORE K(RUN) AFTER AN HPR INSTRUCTION - PROGRAM TERMINATED

An HPR instruction puts the computer into the program halt mode and K(HALT) must be specified to get-out-of the program halt mode and into the manual halt mode.

A TRANSFER IS NOT ALLOWED TO L-REG, V-, OR R-LOOPS - PROGRAM TERMINATED

Channels 64, 70, and 72 cannot be used with a TRA (Transfer) instruction).

THE X-INSTRUCTION REQUESTED IS NOT AN INSTRUCTION

Not all possibilities for X-special instructions have been wired into the computer, you have specified one of these areas for execution. Check the Operation Code veitch diagram.

STORAGE CANNOT TAKE PLACE IN COLD-STORAGE CHANNELS IF COLD STORAGE WRITE SWITCH IS OFF - PROGRAM TERMINATED

EW(OFF) must be specified before writing can take place on cold-storage memory channels.

STORAGE IS NOT ALLOWED IN SINGLE-LOOPS (A,I,L, OR U) - PROGRAM TERMINATED

The STO (Store) instruction cannot store in single-word loops.

STORAGE CANNOT TAKE PLACE IN CHANNEL 50 IF DISCRETE SWITCH IS OFF - PROGRAM TERMINATED

DD(OFF) must be specified before writing can take place on

channel 50 (hot-storage memory channel).

COLD-STORAGE MEMORY CANNOT BE LOADED IF COLD-STORAGE WRITE SWITCH IS OFF - PROGRAM TERMINATED

EW(OH) must be specified before writing can take place on cold-storage memory channels.

HOT-STORAGE MEMORY CANNOT BE LOADED IF DISCRETE SWITCH IS OFF - PROGRAM TERMINATED

DD(OH) must be specified before writing can take place on channel 50 (hot-storage memory channel).

FLAGSTORE IS ALLOWED ONLY IN L-REG WHEN STORE INSTRUCTION IS TO CHAN 50, F, H, OR E-LOOPS - PROGRAM TERMINATED

If a STO (Store) instruction is to channels 50, 52, 54, or 56, a flag store is allowed only to channel 64.

OPERAND ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED

An area of memory has been designated for an operand, but no data has been loaded there.

INSTRUCTION ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED

A memory word has been designated as the next instruction, however no data has been loaded or stored into that memory word.

REGISTER DISPLAY REQUEST IS INVALID - (Invalid Register Display Request)

Register display command is missing a left parenthesis.

(Invalid Symbol) IS NOT A VALID REGISTER DISPLAY ARGUMENT

A symbol other than one of the ten register display symbols was used.

V. Programming Examples

This chapter is concerned with programs that have been run on the D17B computer simulation program. Seven different example programs and flow charts will be presented which show the types of output that can be realized. In the course of preparing these seven examples, the majority of the instructions in the instruction set of the D17B computer will be used.


Example Program Number 1. In this example, the type of output available in the noncompute mode is shown. This example shows the way load codes are used and the way in which data is loaded into memory.

Signal tracing and register display in the noncompute mode will be used very infrequently because of the large amounts of output even for a small program. However, for someone learning the operation of the D17B computer the output displayed by these two commands can be used as a teaching aid.

A memory display request is made at the end of this example. The memory dump that appears on the listing has a channel and sector designation on the left. This address is the memory address of the octal word appearing in the first column of that row. The second column in the same row contains the memory word of the next sector location. The same applies to all remaining words in that row. If a sector location in a row has not been loaded with data it

appears on the listing as a word containing all 7's. The rows in which none of the sector locations are loaded with data do not appear in the memory dump listing.

The flowchart for example program no. 1 is as follows:



IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE " " - "

```

*****
**                                     **
**                               D173 COMPUTER                               **
**                               SIMULATION PROGRAM                          **
**                                     **
**      DATE= 01/24/72              TIME= 19.43.00                          **
**                                     **
*****

```

** PRINTOUT OF INPUT PROGRAM **

..(ENTER PROGRAM)

```

SIGNAL REGISTER(A,1,L) PROCESS BR(CO) PS(CO) EV(CO) EN(CO) FILL
CLEAR 01234567 ENTER HALT MEMORY(COTAL)
PR(OFF)

```

** RESULTS OF SIMULATION **

SIGNAL 02 - NODES WILL BE TRACED

POWER HAS BEEN TURNED ON

```

MASTER RESET SEQUENCE
PREPARE TO OPERATE NODE
SYNC BIT COUNTER 1 NODE
SYNC BIT COUNTER 2 NODE
LC(24-1) = 101 000 000 000 000 000 000 000

```

```

C(4) T(2)C(1) * IDLE SUB-RODE OF MANUAL HALT
INTERLOCK SUB-RODE OF MANUAL HALT
PREPARE TO LOAD SUB-RODE OF MANUAL HALT
CIRCULATES BETWEEN PREPARE TO LOAD AND INTERLOCK SUB-RODE OF MANUAL
HALT
WAIT NODE

```

```

PREPARE TO SAMPLE NODE
SAMPLE CODE NODE
PARITY CHECK NODE
PROCESS CODE - FILL
WAIT NODE

```

```

PREPARE TO SAMPLE NODE
SAMPLE CODE NODE
PARITY CHECK NODE
PROCESS CODE - CLEAR
LC(24-1) = 000 000 000 000 000 000 000 000
WAIT NODE

```

```

PREPARE TO SAMPLE NODE
SAMPLE CODE NODE
PARITY CHECK NODE
PROCESS CODE - COTAL
LC(24-1) = 100 000 000 000 000 000 000 000
WAIT NODE

```


PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 000 000 000 000 000 000 001
WAIT MODE

PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 000 000 000 000 000 001 010
WAIT MODE

PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 000 000 000 000 001 010 011
WAIT MODE

PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 000 000 000 001 010 011 100
WAIT MODE

PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 000 000 001 010 011 100 101
WAIT MODE

PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 000 001 010 100 101 110 110
WAIT MODE


PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - TOTAL
L(24-1) = 000 001 010 101 100 101 110 111
WAIT MODE


PREPARE TO SAMPLE MODE
SAMPLE CODE MODE
PARITY CHECK MODE
PROCESS CODE - ENTER
ENTER - TONE SUB-MODE OF FILL-ENTRY
L(24-1) = 000 001 010 101 100 101 110 111
ENTER - TONE SUB-MODE OF FILL-ENTRY
L(24-1) = 001 001 010 101 100 101 110 111
ENTER - TONE SUB-MODE OF FILL-ENTRY
L(24-1) = 111 000 001 000 000 000 000 001
WAIT MODE

Example Program Number 2. This example consists of an addition ripple program that has been written using the three different representations for input data. Each program has been loaded and executed separately. The addition ripple program loads 1 into the accumulator and keeps adding 1 to the contents of the accumulator. Because this program loops on itself, the execute command has been used to stop the executions at a count of five.

-The initialization and memory commands are used with each representation. Code tracing and register display are used in the compute mode portion only.

The flowchart for example program no. 2 is as follows:





IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "N" - 2

```

*****
**                                     **
**                   SIZS COMPUTER      **
**                   SIMULATION PROGRAM **
**                                     **
**   DATE: 01/24/72                   TIME: 19.54.45 **
**                                     **
*****

```

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

5 ADDITION RIFFLE PROGRAM IS OCTAL REPRESENTATION

```

PROG(S) 00(00) FC(00) EY(00) FILL
44010002 ENTER 54010002 AFTER CLEAR 1 ENTER
MEMORY SIGNAL REGISTER(A) EXECUTE(0005) E(0000) RE(00)
PRG(OFF)

```

** RESULTS OF SIMULATION **

** MEMORY DUMP **

```

OCTAL SECT
00 000 44010002 54010002 00050000 77777777

```

** END OF MEMORY DUMP ** QUANTITIES OF MEMORY NOT LISTED CONTAIN NO INFORMATION PRODUCED BY THE PRESENT PROGRAM (END)

SIGNAL 00 - WORDS WILL BE TRACED

```

NO. OF EXECUTIONS SPECIFIED : 5
MASTER RESET PENDING
PREPARE TO OPERATE MODE
CYC0 BIT COUNTER 1 MODE
CYC0 BIT COUNTER 2 MODE

```

```

C(0) C(0)C(0) T(0)E 000 MODE OF MANUAL HALT
PREPARE TO COMPUTE 000 MODE OF MANUAL HALT

```

COMPUTE MODE

TRANSFER INSTRUCTION - (TRX)

```

CLEAR 4 705 INSTRUCTIONS - (CLR)
A(24-1) : 000 000 000 000 000 000 000 001

```

```

ADD INSTRUCTIONS - (ADD)
A(24-1) : 000 000 000 000 000 000 000 010

```

ADD INSTRUCTION - (ADD)
A(24-1) = 000 000 000 000 000 000 000 011

NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM INTERRUPTED
TO RUN ANOTHER PROGRAM TYPE "RUN"; TO STOP TYPE "HALT" - RUN

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

REINITIALIZE
GO

** RESULTS OF SIMULATION **

MEMORY HAS BEEN INITIALIZED

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

5 ADDITION RIFFLE PROGRAM IN BINARY REPRESENTATION

PROGRAM (HEX) PS(HEX) EXECUT BINARY
11010 T(HEX) 00100 T(HEX) 00100 T(HEX) 10000 T(HEX) 00001 T(HEX) 10000 T(HEX)
10000 T(HEX) 10000 T(HEX) 00010 T(HEX) 01101 T(HEX) 10110 T(HEX) 00100 T(HEX)
10000 T(HEX) 00001 T(HEX) 10000 T(HEX) 10000 T(HEX) 10000 T(HEX) 10000 T(HEX)
01101 T(HEX) 01110 T(HEX) 00001 T(HEX) 01101 T(HEX)
MEMORY SIGNAL REGISTER(A) EXECUTE(0000) Z(COUNT) HA(HEX)
PR(OFF)

** RESULTS OF SIMULATION **

** MEMORY DUMP **

CHAS SECT
00 000 44010002 64010002 00000001 77777777

** END OF MEMORY DUMP ** (PORTIONS OF MEMORY DUMP LISTED CONTAIN NO
INFORMATION PRODUCED BY THE .ASSEMB PROGRAM RUN)

SIGNAL TO - LOGS WILL BE TRACED

NO. OF EXECUTIONS SPECIFIED : 5
MASTER RESET PENDING
PREPARE TO OPERATE MODE
SYNC BIT COUNTER 1 MODE
SYNC BIT COUNTER 2 MODE

G(4) S(2) F(1) IDLE SUB-MODE OF MANUAL HALT
PREPARE TO COMPUTE SUB-MODE OF MANUAL HALT

COMPUTE MODE

TRANSFER INSTRUCTION - (TRA)

CLEAR & ADD INSTRUCTION - (CLA)

A(24-1) = 000 000 000 000 000 000 000 001

ADD INSTRUCTION - (ADD)

A(24-1) = 000 000 000 000 000 000 000 010

ADD INSTRUCTION - (ADD)

A(24-1) = 000 000 000 000 000 000 000 011

NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM TERMINATED
TO END REGISTER PROGRAM TYPE 'END'; TO STOP TYPE 'HALT' - END

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

REINITIALIZE
END

** RESULTS OF SIMULATION **

MEMORY HAS BEEN INITIALIZED

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

3 ADDITIVE BUFFER PROGRAM IN ASCII REPRESENTATION

PROG(0) HEX(00) 00(00) 00(00) 00(00) 00(00)
Z 44010002 = 44010002 = 1 = H
MEMORY SIGNAL REGISTER(0) EXECUTE(0000) E(0000) R0(00)
PR(OFF)

** RESULTS OF SIMULATION **

INPUT SOURCE - READ TAPE

** MEMORY DUMP **

CRAS	SECT				
00	003	44010002	44010002	00000001	77777777

** END OF MEMORY DUMP ** (PORTIONS OF MEMORY NOT LISTED CONTAIN NO
INFORMATION PROVIDED BY THE PRESENT PROGRAM RUN)

SIGNAL GE - ADDS WILL BE TRACED

NO. OF EXECUTIONS SPECIFIED = 5
MASTER RESET SEQUENCE
PREPARE TO OPERATE ADDS
SYNC BIT COUNTER 1 MODE
SYNC BIT COUNTER 2 MODE

G(4) G(2) J(1) IDLE SUB-MODE OF MANUAL HALT
PREPARE TO COMPUTE SUB-MODE OF MANUAL HALT

COMPUTE MODE

TRANSFER INSTRUCTIONS - (TEA)

CLEAR & ADD INSTRUCTION - (CLA)
A(24-1) = 000 000 000 000 000 000 000 001

ADD INSTRUCTION - (ADD)
A(24-1) = 000 000 000 000 000 000 000 010

ADD INSTRUCTION - (ADD)
A(24-1) = 000 000 000 000 000 000 000 011

NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM TERMINATED
TO RUN ALIEN PROGRAM: TYPE '111' ; TO STOP TYPE 'HALT' - HALT

END OF PROGRAM EXECUTION TIME = 1.125 SEC
20.09.19.510P

Example Program Number 3. This example is an arithmetic program that uses a COA (character output) subroutine to output the answer as eight octal digits. The COA subroutine was developed by the Systems Laboratory Group at Tulane University. (Ref 1:27,28)


The arithmetic program consists of seven arithmetic routines with starting locations at the program address listed below. Each routine needs two data numbers starting at the data addresses given.


Program Address		Arithmetic Routine	Data Address	
Chan	Sect		Chan	Sect
00	000	ADD routine	02	001
04	000	SUB routine	06	001
10	000	SAD routine	12	001
14	000	SSU routine	16	001
20	000	HPY routine	22	001
24	000	SIF routine	26	001
30	000	Whole No. HPY routine	32	001

Each routine of the arithmetic program can link up with the COA subroutine to output the results. The COA subroutine is loaded in channels 44 and 46. The last instruction of the COA subroutine is an HPR instruction which puts the computer in the program halt mode.

In this example a flag store teleme. signal is also used to output the answer. No mode tracing or register display is used.

The flowchart for example program no. 3 is as follows:





IF OUTPUT IS TO BE DISPLAYED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "N" - X

```

*****
**                                     **
**                   317B COMPUTER     **
**                SIMULATION PROGRAM   **
**                                     **
**    DATE= 01/24/72                TIME= 21.00.47    **
**                                     **
*****

```

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

S ARITHMETIC PROGRAM WITH CCA SUBROUTINE

PR(00) NR(00) EX(00) FS(00) DEAR

```

Z 44010201 = 64020202 = 54034603 = 52404400
^ 400 9 44010601 = 74021602 = 54034603 = 52404400 =
^1000 9 44011201 = 64021602 = 54034603 = 52404400 =
^1400 9 44011601 = 74021602 = 54034603 = 52404400 =
^2000 9 44012201 = 64021602 = 54034603 = 52404400 =
^2400 9 44012601 = 74021602 = 54034603 = 52404400 =
^3000 9 44013201 = 64022202 = 47033202 = 00042213 =
      24036305 = 54034603 = 52404400 =

```

S CCA SUBROUTINE

```

^ 4400 9 44014601 = 47024602 = 40034000 = 00072203 = ^ 4407 9 54104510
= 44114601 = 03103201 = ^ 4418 9 47044610 = 40154000 = 03174601 = ^ 4417
9 54204600 = 54014600 = 44224602 = 10234400 = 74044620 = 54204620 =
44264600 = 74274620 = 11144600 = 44314601 = 54324620 = 40332200 = ^ 4601
9 01234567 = ^ 1 = ^ 4014 9 37777777 = ^ 4622 9 ^ 6 = ^ 4624 9 ^ 1 =
^4626 9 ^ 15 = ^ 1 = ^ 4631 9 ^ 6 =

```

```

S MEMORY CL 001 LCC CL 40 EC CL 17 EN EXEC(1000) NR(00) Z(RUN, E(HALT)
FILL CL 320: LCC CL 7 EN CL 7 EN 5003000 LCC CL 0P E(RUN)
PR(OFF)

```

** RESULTS OF SIMULATION **

INPUT SOURCE - READ TAPE

** MEMORY DUMP **

CHAS	SECT				
00	000	44010201	64020202	54034603	52404400
04	000	44010601	74020602	54034603	52404400
10	000	44011001	60021202	54034603	52404400
14	000	44011401	70021602	54034603	52404400
20	000	44011801	24022202	54034603	52404400
24	000	44012201	20022602	54034603	52404400
30	000	44012601	03023202	47033202	00042213
30	000	24036305	54034603	52404400	77777777

Reproduction of this document is prohibited.

44	000	44014621	47224502	40034200	09972205
44	004	77777777	77777777	77777777	54104610
44	010	44114631	00153201	77777777	47344614
44	014	40154200	00174021	77777777	64204606
44	020	54214635	44224622	10254450	74244624
44	024	54254624	44264626	74274627	10264450
44	030	44314631	54324624	40352200	77777777
46	000	77777777	01234567	00000001	77777777
46	014	37777777	77777777	77777777	77777777
46	020	77777777	77777777	00000006	77777777
46	024	00000001	77777777	00000015	00000001
46	030	77777777	00000006	77777777	77777777


** END OF MEMORY DUMP ** (PORTIONS OF MEMORY NOT LISTED CONTAIN NO INFORMATION PRODUCED BY THE PRESENT PROGRAM RUN)

NO. OF EXECUTIONS SPECIFIED = 1000
 FLAGGED INSTRUCTIONS TELETYPE SIGNAL - 000000 000000 000000 111111
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0111 HEXADECIMAL CHARACTER OUTPUT - 7
 BINARY CHARACTER OUTPUT - 0111 HEXADECIMAL CHARACTER OUTPUT - 7
 FLAGGED INSTRUCTIONS TELETYPE SIGNAL - 000000 000000 000000 110001
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0000 HEXADECIMAL CHARACTER OUTPUT - 0
 BINARY CHARACTER OUTPUT - 0110 HEXADECIMAL CHARACTER OUTPUT - 6
 BINARY CHARACTER OUTPUT - 0001 HEXADECIMAL CHARACTER OUTPUT - 1
 TO RUN ADDRESS PROGRAMS TYPE 'RUN'; TO STOP TYPE 'HALT' - HALT

** END OF PROGRAM EXECUTION TIME: 1.721 SEC
 21.13.20 STOP

Example Program Number 4. This example is a program which shows the discrete output capability of the simulation program. To interpret the discrete output listing, the reader should refer to Fig. 12 in Appendix C.

The flowchart for example program no. 4 is as follows:



IF OUTPUT IS TO BE DISPLAYED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "S" - S

```

*****
**
**           DITB COMPUTER           **
**           SIMULATION PROGRAM      **
**           DATE= 01/24/72          **
**           TIME= 19.16.37         **
**           *****                **
*****

```

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

3 DISCRETE OUTPUT PROGRAM

```

-PR(00) NR(00) EX(00) FILL
: 40012630 EN 44020000 EN 64030205 EN 84040302 EN 50000000 EN
CL 205 LOC CL 1 EN EXEC(0160) EXEC(02) NR(00)
PR(077)

```

** RESULTS OF SIMULATION **

```

NO. OF EXECUTIONS SPECIFIED = 164
DISCRETE OUTPUT LINE 0 10 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 20 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 30 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 40 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 50 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 60 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 70 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 80 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 90 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 100 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 110 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 120 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 130 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 140 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 150 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 160 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 170 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 180 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 190 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 0 200 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 200 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 210 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 220 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 230 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 240 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 250 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 260 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 270 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 280 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 290 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 300 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 310 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 320 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 330 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 340 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 350 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 360 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 370 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 380 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 390 NSG A I OUTPUT SIGNAL
DISCRETE OUTPUT LINE 400 NSG A I OUTPUT SIGNAL
NO. OF EXECUTIONS SPECIFIED = 164
TO END OF PROGRAM 19.22.36.817 : TO STOP TYPE "HALT" - HALT


```

19.22.36.817 : TO STOP TYPE "HALT" - HALT

END OF PROGRAM. EXECUTION TIME: .562 SEC

Example Program Number 5. The program for this example uses the binary output instructions (BOA,BOB,BCC) and shows the binary output capability of the simulation program. To interpret the binary output listing, the reader should refer to Fig. 13 in Appendix C.

The flowchart for example program no. 5 is as follows:



IF OUTPUT IS TO BE DISPENSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHER-
WISE TYPE "N" - N

```

*****
**                                     **
**                               DITB COMPUTER                               **
**                               SIMULATION PROGRAM                           **
**                               **                                           **
**    DATE= 01/24/72                TIME= 20.10.14                **
**                               **                                           **
*****

```

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

S BINARY OUTPUT PROGRAM

```

PR(00) SR(00) FS(00) EX(00) FILL
40010001 EN 40021000 EN 40031000 EN 40041000 EN 40051000 EN 40061000 EN
40071000 EN 40101000 EN 40111000 EN 40121000 EN 40131000 EN 40092200 EN
CL 201 LCC 00400000 EN X(007) SIGNAL REG(A,B) SR(00)
PR(0FF)

```

** RESULTS OF SIMULATION **

SIGNAL 00 - MODES WILL BE TRACED

```

FASTER RESET SEQUENCE
PREPARE TO OPERATE MODE
SYNC BIT COUNTER 1 MODE
SYNC BIT COUNTER 2 MODE

```

```

S(4) S(2)S(1) IDLE SUB-MODE OF MANUAL HALT
PREPARE TO COMPUTE SUB-MODE OF MANUAL HALT

```

COMPUTE MODE

TRANSFER INSTRUCTION - (TRA)

```

R(24-1) = 000 000 100 000 000 000 000 000
CLEAR & ADD INSTRUCTION - (CLA)
A(24-1) = 000 000 100 000 000 000 000 000

```

```

BINARY OUTPUT "A" INSTRUCTION - (BCA)
BINARY OUTPUT ON LINE 010 OF +1
A(24-1) = 000 000 010 000 000 000 000 000

```

```

BINARY OUTPUT "A" INSTRUCTION - (BCA)
BINARY OUTPUT ON LINE 010 OF +1
A(24-1) = 000 000 000 000 000 000 000 000

```

```

BINARY OUTPUT "A" INSTRUCTION - (BCA)
BINARY OUTPUT ON LINE 011 OF -1
A(24-1) = 111 111 110 000 000 000 000 000

```

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G10 OF +1
A(24-1) = 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G11 OF -1
A(24-1) = 111 111 110 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G10 OF +1
A(24-1) = 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G11 OF -1
A(24-1) = 111 111 110 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G10 OF +1
A(24-1) = 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G11 OF -1
A(24-1) = 111 111 110 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (G2A)
BINARY OUTPUT ON LINE G10 OF +1
A(24-1) = 000 000 000 000 000 000 000


HALT AND PROCEED INSTRUCTION - (G2E)
PROGRAM HALT EDGE


POWER HAS BEEN TURNED OFF
TO RUN ANOTHER PROGRAM TYPE "RUN"; TO STOP TYPE "HALT" - HALT

** END OF PROGRAM EXECUTION TIME: .659 SEC
20.16.31 STOP

Example Program Number 6. This example is a program which uses the voltage output instructions (VOA, VOB, VOC) and shows the voltage output capability of the simulation program. To interpret the voltage output listing, the reader should refer to Fig. 14 in Appendix C.

The flowchart for this example is as follows:





IF OUTPUT IS TO BE DISPESED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHER-
WISE TYPE "H" - H

```

*****
**
**                               **
**          DITS COMPUTER         **
**        SIMULATION PROGRAM      **
**
**    DATE= 02/07/72              **
**                               **
**    TIME= 20.40.04              **
**                               **
*****

```

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

S VOLTAGE OUTPUT PROGRAM

```

PR(OFF) HR(OFF) FS(OFF) EX(OFF) FILL
40017200 EN 44020201 EN 40035000 EN 64020202 EN 50000002 EN
CL 201 LCC CL EN CL 200000 EN EXEC(0020) X(RUN) HR(OFF)
PR(OFF)

```

** RESULTS OF SIMULATION **

```

NO. OF EXECUTIONS SPECIFIED = 20
PHASE REGISTER - P(3-1) = 001
VI(8-1) = 00000000 WITH A VOLTAGE OUTPUT OF 0.00 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000001 WITH A VOLTAGE OUTPUT OF .15 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000010 WITH A VOLTAGE OUTPUT OF .31 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000011 WITH A VOLTAGE OUTPUT OF .47 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000100 WITH A VOLTAGE OUTPUT OF .63 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000101 WITH A VOLTAGE OUTPUT OF .78 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000110 WITH A VOLTAGE OUTPUT OF .94 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
VI(8-1) = 00000111 WITH A VOLTAGE OUTPUT OF 1.09 VOLTS
VOLTAGE OUTPUT IS ON LINE V011
NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM TERMINATED
TO RUN ANOTHER PROGRAM TYPE "RUN"; TO STOP TYPE "HALT" - HALT


```

** END OF PROGRAM
20.45.04.STOP

EXECUTION TIME = .771 SEC

Example Program Number 7. This program is an example of a program which uses all the shift instructions of the D17B computer instruction set. Mode tracing and register display are used in the compute mode only.

The flowchart for example program no. 7 is as follows:



IF OUTPUT IS TO BE DISPLAYED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "N" - N

```

**-----**
**                               **
**           DIE COMPUTER         **
**         SIMULATION PROGRAM     **
**                               **
**   DATE= 01/24/72             TIME= 19.36.25 **
**                               **
**-----**

```

** PRINTOUT OF INPUT PROGRAM **

(ENTER PROGRAM)

S SHIFT PROGRAM

```

PR(00) ER(00) FS(00) SV(00) FILL
44016201 ER 00022205 ER 00033204 ER 00042005 ER 00053003 ER
00062405 ER 00072605 ER 00103405 ER 00115505 ER 40002200 ER
CL 201 LDC 00700037 ER SIGNAL REGISTER(R,S) F(205) ER(00)
PR(OFF)

```

** RESULTS OF SIMULATION **

SIGNAL ON - MODE WILL BE TRACED

```

FASTER RESET SEQUENCE
PREPARE TO OPERATE MODE
SYNC BIT COUNTER 1 MODE
SYNC BIT COUNTER 2 MODE

```

```

S(1) S(2)S(1) IDLE SCS-MODE OF MANUAL HALT
PREPARE TO COMPUTE SCS-MODE OF MANUAL HALT

```

COMPUTE MODE

TRANSFER INSTRUCTION - (TSA)

```

A(24-1) = 000 000 111 110 000 000 011 111
CLEAR & ADD INSTRUCTION - (CLA)
A(24-1) = 000 000 111 110 000 000 011 111

```

```

ACCUMULATOR LEFT SHIFT INSTRUCTION - (ALS)
A(24-1) = 011 111 000 000 001 111 100 000

```

```

ACCUMULATOR RIGHT SHIFT INSTRUCTION - (ARS)
A(24-1) = 000 001 111 100 000 000 111 110

```

```

SPLIT ACCUMULATOR LEFT SHIFT INSTRUCTION - (SAL)
A(24-1) = 001 111 100 000 000 111 110 000

```

```

SPLIT ACCUMULATOR RIGHT SHIFT INSTRUCTION - (SAR)
A(24-1) = 000 001 111 100 000 000 111 110

```

GE/EE/72-7

SPLIT LEFT WORD LEFT SHIFT INSTRUCTION - (SL1)
A(24-1) = 001 111 100 007 700 000 111 110

SPLIT RIGHT WORD LEFT SHIFT INSTRUCTION - (SL2)
A(24-1) = 001 111 100 007 700 111 110 000

SPLIT LEFT WORD RIGHT SHIFT INSTRUCTION - (SR1)
A(24-1) = 010 001 111 107 700 111 110 000

SPLIT RIGHT WORD RIGHT SHIFT INSTRUCTION - (SR2)
A(24-1) = 000 001 111 107 700 000 111 110

HALT AND PROCEED INSTRUCTION - (SP2)
PROGRAM HALT MODE

POWER HAS BEEN THROTTLED OFF
TO RUN ADVANCED PROGRAM TYPE "R05"; TO STOP TYPE "HALT"

END OF PROGRAM EXECUTION TIME= .317 SEC
19.01.59.572

VI. Conclusion

A software simulation program of the ~~Hibrite~~ D17B Computer was written to simulate the functions of the D17B computer. The objectives of this simulation were to have the simulation program simulate the actual computer as closely as possible. This objective was met because the majority of the D17B functions have been included in the simulation program. The loading and interaction functions of the noncompute mode have been used. In the compute mode, the searching, reading and writing memory, and instruction execution are all part of the simulation program. Wherever possible, the same algorithm implemented on the D17B was used in the simulation program. This approach resulted in some inefficiencies in the simulation program, but a by-product of using the same algorithm is that the simulation program can be used as a teaching aid for learning the operation of the D17B computer. Also error detection was built into the simulation program and has been very helpful in creating program tapes for the D17B computer.

Recommendations for Future Study. There are some D17B computer functions which have not been incorporated in the simulation program. Two of these functions are associated with real time control processing and include the capabilities for incremental inputs and fine count-down operations.

The D17B computer is capable of detecting and

incrementally adding bits of information to the words of the V-loop and R-loop without program control. Also when the EFC (enter fine countdown) instruction is executed, the computer goes into the fine countdown mode. In the fine countdown mode, the V-loop and U-loop are linked together forming a digital integrator which operates without program control.

The incremental input and fine countdown mode functions listed above would be important if the simulation were to be used for real time control. Since this was not the original purpose of the simulation program, these functions are not included. However, the fine countdown instructions (HFC-halt fine countdown and EFC) and the instructions which store and unload information from the V-loop and R-loop are a part of the simulation program. Also, a subroutine for storing incremental data supplied by the user into the V-loop and R-loop is a part of the simulation program. The incremental input and fine countdown mode capabilities described above are improvements that could be added by a thesis student who is researching the area of real time control applications for the D17B computer.

Another recommendation for future study would be the creation of an assembler for the D17B computer. The assembler could be written for operation on the CDC 6600 computer. The assembler would accept as input a program written in D17B masonic coding and output on punched tape a machine

GE/EE/72-7

language version of the program. This machine language program on the punched tape could then be supplied as data to both the D17B computer and the simulation program.

Bibliography

1. Beck, C. H. D172 Computer Programming Manual. Report HSCG-4-71. New Orleans, Louisiana: Tulane University Systems Laboratory, Department of Electrical Engineering, September 1971.
2. Chu, Y. Introduction to Computer Organization. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1970.
3. Control Data Corporation. Intercon 2 Reference Manual. Publication No. 60306000. Sunnyvale, California: CDC, 1970.
4. Hansen D. D. and Watkins H. R. A Rigorous Logical Study With Lab of the D17 Digital Computer. AOC-311702-33. Computers and Data Systems Logistics, Customer Training, 30 April 1962.
5. ----- Minuteman D17 Computer Training Data. Autonetics, a division of North American Rockwell, 8 June 1970.
6. ----- Preliminary Maintenance Manual of the Minuteman D17 Computer and Associated Test Equipment. Project Office Memorandum No. 71. Autonetics, a division of North American Aviation, Inc., January 1960.
7. Shroyer, L. G. D17 Computer Manual. Field Engineering (R2 Logistics), 1 July 1960.
8. P. O. 1102-10-5-3-5. General Purpose Digital Computer (Model D173). Technical Manual, Overhaul, Autonetics, 1 December 1963, changed 12 October 1964.

VITA

Bruce Chatterton was born on 31 March 1940 in Franklin, Idaho. He graduated from high school in Preston, Idaho in 1958 and attended Utah State University for five quarters. He enlisted in the USAF in December 1962 and received 36 weeks of training in electronics and communication equipment repair at Sheppard AFB, Texas. While stationed at McClellan AFB, California, he attended American River Junior College to become eligible for education under the Airman Education and Commission Program (AECOP). He was accepted for AECOP training in June 1965 and attended Oklahoma State University where he received the degree of Bachelor of Science in Electrical Engineering in July 1967. He then attended Officer Training School at Lackland AFB, Texas and received a commission in the USAF in November 1967. He served as a project officer for the Air Force Satellite Control Facility in Los Angeles, California. He attended the Air Force Institute of Technology where he received the degree of Master of Science in Electrical Engineering in March 1972.

Permanent Address: P.O. Box 177
Franklin, Idaho 83237

This thesis was typed by Bruce Chatterton

GE/EE/72-7

Appendix A

Printout of Simulation Program

GO TO 135	SIP	167
C	SIP	168
COMMENT **TRANSLATION OF LOAD CODES	SIP	169
135 IF (MCL=1) GO TO 158	SIP	170
DO 140 I=1,5	SIP	171
140 IT(I)=1	SIP	172
IT(4)=1	SIP	173
IF (MCL=2) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	174
IF (MCL=3) (MCL, EC, MCL(1)) IT(5)=1	SIP	175
IF (MCL=4) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	176
IF (MCL=5) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	177
IF (MCL=6) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	178
IF (MCL=7) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	179
IF (MCL=8) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	180
IF (MCL=9) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	181
IF (MCL=10) (MCL, EC, MCL(1), MCL(2), MCL(3), MCL(4)) IT(5)=1	SIP	182
145 MCL=MCL+1	SIP	183
IF (MCL=11) GO TO 155	SIP	184
IF (MCL=12) GO TO 155	SIP	185
GO TO 145	SIP	186
150 WRITE(6,2145)	SIP	187
WRITE(4,2145)	SIP	188
GO TO 155	SIP	189
C	SIP	190
COMMENT **TRANSLATION OF PRIMARY INPUT DATA	SIP	191
155 I2=MCL	SIP	192
DO 160 I1=1,6	SIP	193
IF (MCL=1) (I1, EC, MCL(I1), MCL(I2), MCL(I3)) GO TO 165	SIP	194
IT(I1)=1	SIP	195
IF (MCL=2) (I1, EC, MCL(I1)) IT(I1)=1	SIP	196
I2=I2+1	SIP	197
160 CONTINUE	SIP	198
IF (MCL=3) (MCL, EC, MCL(1)) GO TO 165	SIP	199
MCL=MCL+5	SIP	200
GO TO 155	SIP	201
165 DO 170 I1=MCL,72	SIP	202
IF (MCL=1) (I1, EC, MCL(I1)) GO TO 175	SIP	203
170 CONTINUE	SIP	204
175 WRITE(6,2150) (MCL(I1), I2=MCL, I1)	SIP	205
WRITE(4,2150) (MCL(I1), I2=MCL, I1)	SIP	206
MCL=I1	SIP	207
GO TO 155	SIP	208
C	SIP	209
COMMENT **TRANSLATION OF TIMING SIGNAL	SIP	210
180 MCL=MCL+1	SIP	211
IF (MCL=1) GO TO 190	SIP	212
IF (MCL=2) GO TO 195	SIP	213
GO TO 190	SIP	214
185 T=0	SIP	215
IF (MCL=3) GO TO 197	SIP	216
IF (MCL=4) GO TO 198	SIP	217
IF (MCL=5) GO TO 199	SIP	218
WRITE(6,2155)	SIP	219
WRITE(4,2155)	SIP	220
GO TO 15	SIP	221
190 WRITE(6,2160)	SIP	222
WRITE(4,2160)	SIP	223
GO TO 15	SIP	224
C	SIP	225
COMMENT **TRANSLATION OF COMPUTE MORE SWITCH	SIP	226
195 IF (MCL=1) (MCL, EC, MCL(1)) GO TO 200	SIP	227
IF (MCL=2) (MCL, EC, MCL(1)) GO TO 205	SIP	228
IF (MCL=3) (MCL, EC, MCL(1)) GO TO 210	SIP	229
WRITE(6,2165)	SIP	230
GO TO 165	SIP	231
200 C=SINGLE	SIP	232
GO TO 215	SIP	233
205 C=MULT	SIP	234
GO TO 215	SIP	235
210 C=0	SIP	236
215 MCL=MCL+1	SIP	237
IF (MCL=72) GO TO 220	SIP	238
IF (MCL=73) (MCL, EC, MCL(1)) GO TO 220	SIP	239
GO TO 215	SIP	240
220 IF (MCL=74) (MCL, EC, MCL(1)) GO TO 225	SIP	241
IF (MCL=75) (MCL, EC, MCL(1)) GO TO 225	SIP	242
IF (MCL=76) (MCL, EC, MCL(1)) GO TO 225	SIP	243
IF (MCL=77) (MCL, EC, MCL(1)) GO TO 225	SIP	244
GO TO 15	SIP	245
C	SIP	246
COMMENT **PROGRAM RECEIPT	SIP	247
245 MCL=MCL+1	SIP	248

Reproduced from
GE available copy.

GO TO 349	S14	332
365 FS=ON	S14	333
IF(FSS15.EC.1) GO TO 349	S14	334
IF(FSS15.EC.2) GO TO 478	S14	335
GO TO 45	S14	336
C	S14	337
COMMENT **TRANSLATION OF COLD-STORE WRITE SWITCH	S14	338
255 IF(WORD(=CCL*4).EC.WREG(4)) GO TO 255	S14	339
IF(WORD(=CCL*4).EC.WREG(4)) GO TO 269	S14	340
WRITE(5,2132)	S14	341
GO TO 165	S14	342
375 EN=ON	S14	343
GO TO 225	S14	344
363 EN=OFF	S14	345
GO TO 225	S14	346
C	S14	347
COMMENT **TRANSLATION OF DISCRETE SWITCH	S14	348
265 IF(WORD(=CCL*4).EC.WREG(4)) GO TO 275	S14	349
IF(WORD(=CCL*4).EC.WREG(4)) GO TO 275	S14	350
WRITE(6,2135)	S14	351
GO TO 165	S14	352
373 EN=ON	S14	353
GO TO 225	S14	354
375 EN=OFF	S14	355
GO TO 225	S14	356
C	S14	357
COMMENT **TRANSLATION OF MECHANICAL INPUT SWITCH	S14	358
330 WCL=CCL*4	S14	359
IF(WORD(=WCL*72) GO TO 345	S14	360
IF(WORD(=WCL).EQ.L*4) GO TO 365	S14	361
GO TO 333	S14	362
335 EN=ON	S14	363
IF(SIG.EC.1) GO TO 548	S14	364
GO TO 45	S14	365
C	S14	366
COMMENT **RESET-ON/OFF SEQUENCE	S14	367
330 IF(WORD(=CCL*4).EC.WREG(4)) GO TO 437	S14	368
IF(WORD(=CCL*4).EC.WREG(4)) GO TO 265	S14	369
WRITE(5,2133)	S14	370
GO TO 165	S14	371
335 EN=OFF	S14	372
IF(SIGNAL.EC.1) WRITE(5,2135)	S14	373
WRITE(5,2135)	S14	374
GO TO 15	S14	375
437 EN=ON	S14	376
IF(SIGNAL.EC.1) WRITE(5,2133)	S14	377
GO TO 275	S14	378
C	S14	379
434 WRITE(5,2125)	S14	380
WRITE(5,2125)	S14	381
GO TO 15	S14	382
432 WRITE(5,2137)	S14	383
WRITE(5,2137)	S14	384
GO TO 15	S14	385
430 WRITE(5,2135)	S14	386
WRITE(5,2135)	S14	387
GO TO 15	S14	388
428 WRITE(5,2145)	S14	389
WRITE(5,2145)	S14	390
GO TO 15	S14	391
426 WRITE(5,2152)	S14	392
WRITE(5,2152)	S14	393
GO TO 1	S14	394
425 VOLTAGE=SECONDARY VOLTAGE	S14	395
WRITE(5,2140) VOLTAGE	S14	396
WRITE(5,2140) VOLTAGE	S14	397
STOP	S14	398
C	S14	399
C	S14	400
C	S14	401
C	S14	402
C	S14	403
C	S14	404
C	S14	405
COMMENT **RESET RESET SEQUENCE	S14	406
530 IF(WORD(=OFF) GO TO 437	S14	407
532 WCL=CCL*4	S14	408
IF(WORD(=WCL*72) GO TO 513	S14	409
IF(WORD(=WCL).EQ.L*4) GO TO 513	S14	410
GO TO 535	S14	411
535 EN=ON	S14	412
IF(SIGNAL.EC.1) WRITE(6,2132)	S14	413
C	S14	414

C	PC=1	SIN	415
C	COMMENT **PREPARE TO OPERATE MODE	SIN	416
C	IF(SIGNAL.EQ.1) WRITE(6,3025)	SIN	417
C	PC(1)=PC(2)=PC(3)=1	SIN	418
C	PC=2	SIN	419
C	PC(1)=PC(2)=PC(3)=PC(4)=1	SIN	420
C	PC(2)=3	SIN	421
C	PC(3)=1	SIN	422
C	PC=1	SIN	423
C	PC=2	SIN	424
C	PC(1)=1	SIN	425
C	PC(2)=2	SIN	426
C	PC(3)=3	SIN	427
C	PC=OFF	SIN	428
C	PC=1	SIN	429
C	COMMENT **SYNC BIT COUNTED 1	SIN	430
C	IF(SIGNAL.EQ.1) WRITE(6,3026)	SIN	431
C	PC(1)=1	SIN	432
C	COMMENT **SYNC BIT COUNTED 2	SIN	433
C	IF(SIGNAL.EQ.1) WRITE(6,3027)	SIN	434
C	PC=2	SIN	435
C	DO 515 I=1,24	SIN	436
C	515 I(1)=Z=00	SIN	437
C	I(2)=I(24)=ONE	SIN	438
C	IF(REGISTER.EQ.2) GO TO 520	SIN	439
C	REGISTER=REGISTER	SIN	440
C	CALL REG2	SIN	441
C	PC(1)=2	SIN	442
C	PC=2	SIN	443
C	COMMENT **PC(1) PC(2) PC(3) TONE SUB-MODE OF MANUAL WALT	SIN	444
C	520 IF(SIGNAL.EQ.1) WRITE(6,3028)	SIN	445
C	IF(PC(2).EQ.2) WRITE(6,3029)	SIN	446
C	PC(1)=1	SIN	447
C	GO TO 535	SIN	448
C	525 IF(SIGNAL.EQ.1) WRITE(6,3030)	SIN	449
C	IF(PC(2).EQ.2) WRITE(6,3031)	SIN	450
C	PC(1)=1	SIN	451
C	GO TO 573	SIN	452
C	530 CONTINUE	SIN	453
C	PC(1)=2	SIN	454
C	GO TO 533	SIN	455
C	COMMENT **INTERLOCK SUB-MODE OF MANUAL WALT	SIN	456
C	535 IF(PC.EQ.2) WRITE(6,3032)	SIN	457
C	IF(SIGNAL.EQ.1) WRITE(6,3033)	SIN	458
C	IF(PC.EQ.2) WRITE(6,3034)	SIN	459
C	IF(PC(2).EQ.2) WRITE(6,3035)	SIN	460
C	PC(1)=1	SIN	461
C	IF(SIGNAL.EQ.1) WRITE(6,3036)	SIN	462
C	GO TO 543	SIN	463
C	545 CONTINUE	SIN	464
C	PC=1	SIN	465
C	GO TO 625	SIN	466
C	550 IF(SIGNAL.EQ.1) WRITE(6,3037)	SIN	467
C	PC(1)=2	SIN	468
C	GO TO 575	SIN	469
C	555 FSSIC=2	SIN	470
C	IF(SIGNAL.EQ.1)	SIN	471
C	PC(1)=2	SIN	472
C	GO TO 573	SIN	473
C	COMMENT **PREPARE TO LOAD SUB-MODE OF MANUAL WALT	SIN	474
C	560 IF(SIGNAL.EQ.1) WRITE(6,3038)	SIN	475
C	IF(PC.EQ.2) GO TO 465	SIN	476
C	PC=1	SIN	477
C	GO TO 535	SIN	478
C	565 IF(SIGNAL.EQ.1) WRITE(6,3039)	SIN	479
C	PC(1)=1	SIN	480
C	FSSIC=1	SIN	481
C	GO TO 45	SIN	482
C	COMMENT **PC(1) PC(2) PC(3) TONE SUB-MODE OF MANUAL WALT	SIN	483
C	570 IF(PC.EQ.2) GO TO 535	SIN	484
C	575 IF(SIGNAL.EQ.1) WRITE(6,3040)	SIN	485
C	IF(PC(2).EQ.2) PC(2)=1	SIN	486
C	IF(SIGNAL.EQ.1) WRITE(6,3041)	SIN	487
C	PC(1)=2	SIN	488
C	GO TO 535	SIN	489
C	COMMENT **PC(1) PC(2) PC(3) TONE SUB-MODE OF MANUAL WALT	SIN	490
C	580 IF(PC.EQ.2) GO TO 535	SIN	491
C	585 IF(SIGNAL.EQ.1) WRITE(6,3042)	SIN	492
C	IF(PC(2).EQ.2) PC(2)=1	SIN	493
C	IF(SIGNAL.EQ.1) WRITE(6,3043)	SIN	494
C	PC(1)=2	SIN	495
C	GO TO 535	SIN	496

IF(I1.EQ.0FF) GO TO 579	SIP	497
IF(SIGNAL.EC.1) WRITE(6,2650)	SIP	498
FSSIG=2	SIP	499
GO TO 45	SIP	500
550 IF(SIGNAL.EC.2) WRITE(6,2645)	SIP	501
C YF=1	SIP	502
GO TO 635	SIP	503
555 CONTINUE	SIP	504
C O(2)=F	SIP	505
C	SIP	506
COMMENT **PREPARE TO COMPUTE SUB-PAGE OF MANUAL WALT	SIP	507
560 IF(SIGNAL.EC.3) WRITE(6,2655)	SIP	508
C MD=1	SIP	509
C D=0	SIP	510
C K=1	SIP	511
FSECT=RTIME=RSIS=RSING=FSSIG=I*SIG=TSIG=0	SIP	512
GO TO 120	SIP	513
C	SIP	514
COMMENT **4BIT MODE	SIP	515
565 TSIG=1	SIP	516
ST(2)=FSSIG=I*SIG=RSING=0	SIP	517
FS=I=OFF	SIP	518
570 IF(SIGNAL.EC.1) WRITE(6,3160)	SIP	519
575 CF(4)=CF(3)=CF(2)=CF(1)=ZERO	SIP	520
C C(5)=1	SIP	521
IF(T.EQ.0V) GO TO 623	SIP	522
C RF=0	SIP	523
IF(S*(2).EQ.1) GO TO 525	SIP	524
C O(4)=1	SIP	525
GO TO 45	SIP	526
522 CONTINUE	SIP	527
C TC=1	SIP	528
GO TO 633	SIP	529
525 WRITE(6,2655)	SIP	530
C VC=0	SIP	531
TSIG=0	SIP	532
GO TO 575	SIP	533
C	SIP	534
COMMENT **PREPARE TO SAMPLE CODE	SIP	535
570 IF(SIGNAL.EC.1) WRITE(6,3170)	SIP	536
C J=3	SIP	537
C	SIP	538
COMMENT **SAMPLE CODE	SIP	539
IF(SIGNAL.EC.1) WRITE(6,2675)	SIP	540
C CP(1)=0	SIP	541
C T(4)=1	SIP	542
GO 635 I1=1,4	SIP	543
IF(IT(I1).EQ.1) CP(I1)=ONE	SIP	544
575 CONTINUE	SIP	545
SP(2)=T(5)	SIP	546
T=OFF	SIP	547
C PC=3	SIP	548
C	SIP	549
COMMENT **PARITY CHECK	SIP	550
IF(SIGNAL.EC.1) WRITE(6,2680)	SIP	551
C O(4)=1	SIP	552
DO 645 I1=1,4	SIP	553
IF(S*(I1).EQ.1.AND.CP(I1).EQ.ONE) GO TO 647	SIP	554
IF(CP(I1).EQ.1.AND.CP(I1).EQ.ONE) SP(3)=0	SIP	555
GO TO 645	SIP	556
645 SP(3)=1	SIP	557
545 CONTINUE	SIP	558
C O(4)=0	SIP	559
C CP(5)=1	SIP	560
C	SIP	561
COMMENT **PROCESS CODE-GENERAL	SIP	562
IF(CP(4).EQ.ZERO) GO TO 655	SIP	563
CODE=L*CP(2)+2*CP(3)+CP(1)+1	SIP	564
GO TO (57,2675,515,53,555,722,771,782) CODE	SIP	565
C	SIP	566
COMMENT **PROCESS CODE-OCTAL	SIP	567
555 IF(SIGNAL.EC.1) WRITE(6,2645)	SIP	568
C J(4)=1	SIP	569
DO 56. I2=1,21	SIP	570
650 L(25-I2)=L(22-I2)	SIP	571
DO 655 I1=1,7	SIP	572
550 L(I1)=CP(I1)	SIP	573
IF(REGISTER.FO.1) GO TO 785	SIP	574
REGISTER=RTIME(2)	SIP	575
CALL P662	SIP	576
C O(4)=0	SIP	577
GO TO 735	SIP	578
C	SIP	579

```

COMMENT **PROCESS CODE-FILL
670 IF(SIGNAL.EQ.1) WRITE(6,3190)
C
VC=0
GO TO 705
C
COMMENT **PROCESS CODE-LOCATION
675 IF(SIGNAL.EQ.1) WRITE(6,3195)
C
NO ERR II=1,26
450 I(II)=L(II)
IF(FCIS1.EQ.0) GO TO 705
REGIST=FCG(3)
CALL PEG2
IF(SIGNAL.EQ.1) WRITE(6,4641)
GO TO 705
C
COMMENT **PROCESS CODE-FILL
685 IF(SIGNAL.EQ.1) WRITE(6,3100)
O(2)=0
GO TO 735
C
COMMENT **PROCESS CODE-VERIFY
690 IF(SIGNAL.EQ.1) WRITE(6,3105)
O(2)=1
GO TO 735
C
COMMENT **PROCESS CODE-START TO COMPUTE
695 IF(SIGNAL.EQ.1) WRITE(6,3110)
C
O(2)=1
C
M=0
C
J=1
ISET=2
GO TO 575
C
COMMENT **PROCESS CODE-ENTER
700 IF(SIGNAL.EQ.1) WRITE(6,3115)
C
COMMENT **ENTER-FILE SURFACE OF FILL-VERIFY
IF(SIGNAL.EQ.1) WRITE(6,3220)
GO 705 II=1,26
705 I(II)=L(II)
C
J=5
IF(FCIS12.EQ.1) GO TO 710
REGIST=FCG(1)
CALL PEG2
710 IF(FCIS1.EQ.1) GO TO 715
C
J=1
GO TO 700
C
COMMENT **ENTER-ENTERED REASON SURFACE OF FILL-VERIFY
715 IF(SIGNAL.EQ.1) WRITE(6,3225)
SECT=5+O(2)*22+I(6)+2*O(15)+2*I(4)+4*I(5)+2*I(2)+I(1)+1
C
GO 720 II=1,5
720 O(II)=I(II*7)
C
O=1
C
E=1
C
COMMENT **ENTER-STEP 2 -T. SURFACE OF FILL-VERIFY
IF(SIGNAL.EQ.1) WRITE(6,3130)
GO 725 II=1,5
725 O(II)=O(II)
C
O=2+O(15)+5*O(12)+5*O(13)+2*O(12)+O(11)+1
IF(FCIS13.EQ.2) GO TO 455
IF(FCIS1.EQ.1) GO TO 730
IF(FCIS1.EQ.22+O(22)+O(14)+O(27)+O(10)+O(15)+O(24) GO TO 735
CALL L04
IF(FCIS14.EQ.1) GO TO 15
GO TO 735
730 CALL UNL04
IF(FCIS15.EQ.1) GO TO 15
735 CONTINUE
C
M=1
C
O=2
C
COMMENT **EXECUTE SURFACE OF FILL-VERIFY
IF(SIGNAL.EQ.1) WRITE(6,3135)
M=742 II=1,23
M=I(II)+O(2)
IF(FCIS16.EQ.2) GO TO 745
740 I(II)=750
745 I(II)=O(2)

```

SIN 590
SIN 591
SIN 592
SIN 593
SIN 594
SIN 595
SIN 596
SIN 597
SIN 598
SIN 599
SIN 600
SIN 601
SIN 602
SIN 603
SIN 604
SIN 605
SIN 606
SIN 607
SIN 608
SIN 609
SIN 610
SIN 611
SIN 612
SIN 613
SIN 614
SIN 615
SIN 616
SIN 617
SIN 618
SIN 619
SIN 620
SIN 621
SIN 622
SIN 623
SIN 624
SIN 625
SIN 626
SIN 627
SIN 628
SIN 629
SIN 630
SIN 631
SIN 632
SIN 633
SIN 634
SIN 635
SIN 636
SIN 637
SIN 638
SIN 639
SIN 640
SIN 641
SIN 642
SIN 643
SIN 644
SIN 645
SIN 646
SIN 647
SIN 648
SIN 649
SIN 650
SIN 651
SIN 652
SIN 653
SIN 654
SIN 655
SIN 656
SIN 657
SIN 658
SIN 659
SIN 660
SIN 661

Reproduced from
best available copy.

COMMENT ** NUMBER READ
 CALL UNLOAD
 IF(FLAG.EC.1) GO TO 15

C
 COMMENT **EXECUTE
 1025 PHASE=FSECT+MTR
 IF(CODE.NE.1.AND.CODE.NE.9) GO TO 1131
 FSECT=ISECT+1
 GO TO 1035
 1030 IF(CODE.NE.7) GO TO 1131
 IF(FLAG.EC.ZERO) GO TO 1045
 1031 FSECT=FSECT
 GO TO 1040
 1036 IF(FLAG.EC.FSECT) GO TO 1040
 FSECT=PHASE
 1040 IF(FSECT.GT.123) FSECT=FSECT-123
 IF(FLAG.EC.ZERO) GO TO 1045
 IF(FLAG.EC.1) WRITE(4,664)
 SECT=FSECT
 CALL FLASSTO
 IF(FLAG.EC.1) GO TO 15

C
 1045 GO TO (1055,1055,1131,1735,1715,1040,1720,2732,1050,1125,1115,1735
 1,1105,1105,1090,1105) CODE

C
 1050 GO TO (1245,1290,1095,1095,1245,1295,1095,1095,1245,1195,1095,1295
 1,1095,1420,1425,1095,1095,1230,1025,1280,1335,1310,1335,1210,1445
 2,1440,1095,1095,1430,1430,1430,1430) KCFAN

C
 1055 SECT=16*CODE(5)+3*CODE(4)+4*CODE(3)+2*CODE(2)+CODE(1)
 IF(CODE.EC.17) GO TO 1490
 CODE=3
 GO TO (1500,1510,1570,1500,1500,1570,1500,1500,1570,1515,1500,1610
 1,1505,1505,1505,1625) KCFAN

C
 COMMENT **INSTRUCTION SEARCH
 1060 ICN=15*CODE(5)+3*CODE(4)+4*CODE(3)+2*CODE(2)+CODE(1)+1
 IF(FLAG.EC.1) GO TO 1070
 IF(FLAG.EC.ZERO) GO TO 1055
 CODE=ICN+4*ICN+2*ICN+ICN+1
 ICN=ICN-1,10+1
 IF(CODE.EC.10) ISECT=FSECT
 IF(CODE.GT.10) ISECT=FSECT+CODE-11
 IF(CODE.LT.10) ISECT=FSECT+16+CODE-11
 IF(FLAG.EC.10) ISECT=FSECT-123
 GO TO 1075
 1065 ISECT=5*ICN+32*ICN+2*ICN+5*ICN+4*ICN+2*ICN+ICN+1
 GO TO 1075
 1070 ISECT=ISECT
 FLAG=FLAG+3

C
 COMMENT **INSTRUCTION READ
 1075 CODE=ICN
 SECT=ISECT
 IFEG=1
 CALL UNLOAD
 IF(FLAG.EC.1) GO TO 15
 IFEG=0
 GO TO 1100

C
 1080 I(11)=I(11)
 IF(REGISTER.EC.3) GO TO 1085
 REGISTER=REGISTER+3
 CALL PEG2

C
 1085 IF(FLAG.EC.SINGL) GO TO 1095
 K=K+1
 GO TO 705

C
 1095 A(12)=A(12)
 MTR=1
 GO TO 1080
 1105 IF(REGISTER.EC.3) GO TO 1080
 REGISTER=REGISTER+3
 CALL PEG2
 GO TO 1080
 1110 IF(REGISTER.EC.3) GO TO 1080
 A(12)=A(12)+7
 REGISTER=REGISTER+3
 CALL PEG2
 A(12)=A(12)+7

SIN 745
 SIN 746
 SIN 747
 SIN 748
 SIN 749
 SIN 750
 SIN 751
 SIN 752
 SIN 753
 SIN 754
 SIN 755
 SIN 756
 SIN 757
 SIN 758
 SIN 759
 SIN 760
 SIN 761
 SIN 762
 SIN 763
 SIN 764
 SIN 765
 SIN 766
 SIN 767
 SIN 768
 SIN 769
 SIN 770
 SIN 771
 SIN 772
 SIN 773
 SIN 774
 SIN 775
 SIN 776
 SIN 777
 SIN 778
 SIN 779
 SIN 780
 SIN 781
 SIN 782
 SIN 783
 SIN 784
 SIN 785
 SIN 786
 SIN 787
 SIN 788
 SIN 789
 SIN 790
 SIN 791
 SIN 792
 SIN 793
 SIN 794
 SIN 795
 SIN 796
 SIN 797
 SIN 798
 SIN 799
 SIN 800
 SIN 801
 SIN 802
 SIN 803
 SIN 804
 SIN 805
 SIN 806
 SIN 807
 SIN 808
 SIN 809
 SIN 810
 SIN 811
 SIN 812
 SIN 813
 SIN 814
 SIN 815
 SIN 816
 SIN 817
 SIN 818
 SIN 819
 SIN 820
 SIN 821
 SIN 822
 SIN 823
 SIN 824
 SIN 825
 SIN 826

Reproduced from
 but available copy.

GO TO 1157	SIN	327
COMMENT **TRANSFER (1P2)	SIN	328
1115 IF(SIGNAL.EQ.1) WRITE(6,4299)	SIN	329
WRITE=FSSET=PMASE=6	SIN	330
IPAS=1	SIN	331
IF(CHAN.NE.27.AND.CHAN.NE.29.AND.CHAN.NE.75) GO TO 1120	SIN	332
WRITE(6,4300)	SIN	333
WRITE(6,4299)	SIN	334
GO TO 15	SIN	335
1120 DO 1125 I1=1,5	SIN	336
1125 CF(I1)=C(I1)	SIN	337
GO TO 1367	SIN	338
C	SIN	339
COMMENT **TRANSFER ON SIMUS (TMI)	SIN	340
1123 IF(SIGNAL.EQ.1) WRITE(5,4301)	SIN	341
IF(4(24).EQ.1) GO TO 1125	SIN	342
WRITE=1	SIN	343
GO TO 1267	SIN	344
C	SIN	345
COMMENT **CLEAR & ADD TO ACCUMULATOR (CLA)	SIN	346
1125 IF(SIGNAL.EQ.1) WRITE(6,4302)	SIN	347
DO 1143 I1=1,24	SIN	348
1143 A(I1)=Z(I1)	SIN	349
WRITE=1	SIN	350
GO TO 1125	SIN	351
C	SIN	352
COMMENT **ADD (ADD)	SIN	353
1145 IF(SIGNAL.EQ.1) WRITE(6,4303)	SIN	354
SUM=24	SIN	355
1150 I2=1	SIN	356
WRITE=1	SIN	357
1155 AV=Z(I2)	SIN	358
DO 1163 I1=I2,SUM	SIN	359
CODE=4*AV*(I1+2*N(I1))+X	SIN	360
IF(CODE.EQ.0) CODE=4*(I1).EQ.0) AK=CODE	SIN	361
IF(I1.EQ.2) CODE=Z(I1).EQ.2) AK=Z(I1)	SIN	362
A(I1)=Z(I1)	SIN	363
IF(CODE.EQ.1) CODE=2) CODE=2) CODE=2) CODE=2) CODE=2) A(I1)=ONE	SIN	364
1160 CONTINUE	SIN	365
IF(I2.EQ.24) GO TO 1113	SIN	366
IF(SUM.EQ.24) GO TO 1105	SIN	367
I2=I2+1	SIN	368
WRITE=24	SIN	369
GO TO 1155	SIN	370
C	SIN	371
COMMENT **SUBTRACT (SUB)	SIN	372
1165 IF(SIGNAL.EQ.1) WRITE(6,4304)	SIN	373
SUM=24	SIN	374
1170 I2=1	SIN	375
WRITE=1	SIN	376
1175 AV=Z(I2)	SIN	377
DO 1183 I1=I2,SUM	SIN	378
CODE=4*AV*(I1+2*N(I1))+X	SIN	379
IF(CODE.EQ.0) CODE=4*(I1).EQ.0) AK=CODE	SIN	380
IF(I1.EQ.2) CODE=Z(I1).EQ.2) AK=Z(I1)	SIN	381
A(I1)=Z(I1)	SIN	382
IF(CODE.EQ.1) CODE=2) CODE=2) CODE=2) CODE=2) CODE=2) A(I1)=ONE	SIN	383
1180 CONTINUE	SIN	384
IF(I2.EQ.24) GO TO 1113	SIN	385
IF(SUM.EQ.24) GO TO 1105	SIN	386
I2=I2+1	SIN	387
WRITE=24	SIN	388
GO TO 1175	SIN	389
C	SIN	390
COMMENT **SPLIT 430 (SAD)	SIN	391
1195 IF(SIGNAL.EQ.1) WRITE(6,4305)	SIN	392
SUM=11	SIN	393
GO TO 1157	SIN	394
C	SIN	395
COMMENT **SPLIT SUBTRACT (SSUB)	SIN	396
1197 IF(SIGNAL.EQ.1) WRITE(6,4306)	SIN	397
SUM=11	SIN	398
GO TO 1170	SIN	399
C	SIN	400
COMMENT **MULTIPLY AND PROCEED (MPC)	SIN	401
1199 IF(SIGNAL.EQ.1) WRITE(6,4307)	SIN	402
WRITE=24	SIN	403
WRITE=24	SIN	404
GO TO 795	SIN	405
C	SIN	406
COMMENT **COMPLEMENT (COM)	SIN	407
1205 IF(SIGNAL.EQ.1) WRITE(6,4308)	SIN	408
	SIN	409

NTIME=1	SIM	919
DO 1213 I1=1,24	SIP	911
IF(A(I1).EQ.ZERO) GO TO 1235	SIP	912
A(I1)=ZERO	SIP	913
GO TO 1214	SIP	914
1215 A(I1)=ONE	SIP	915
1216 CONTINUE	SIP	916
12=ONE	SIP	917
DO 1215 I1=1,24	SIP	918
IF(A(I1).EQ.ONE) GO TO 1220	SIP	919
1215 A(I1)=ZERO	SIP	920
1220 A(I1)=ONE	SIP	921
GO TO 1105	SIP	922
C	SIP	923
COMMENT **LEADS MAGNITUDE (41M)	SIP	924
1225 IF(SIGNAL.EQ.1) WRITE(5,409)	SIP	925
IF(A(24).EQ.0) GO TO 1230	SIP	926
NTIME=1	SIP	927
GO TO 1135	SIP	928
C	SIP	929
COMMENT **LOGICAL AND TO ACCUMULATOR (40A)	SIP	930
1235 IF(SIGNAL.EQ.1) WRITE(6,4018)	SIP	931
NTIME=1	SIP	932
DO 1235 I1=1,24	SIP	933
1235 A(I1)=AND(A(I1),L(I1))	SIP	934
GO TO 1135	SIP	935
C	SIP	936
COMMENT **RESET DETECTOR (40B)	SIP	937
1240 IF(SIGNAL.EQ.1) WRITE(5,4011)	SIP	938
NTIME=1	SIP	939
DO 9	SIP	940
GO TO 1105	SIP	941
C	SIP	942
COMMENT **PRIMARY OUTPUT A (40C)	SIP	943
1245 IF(SIGNAL.EQ.1) WRITE(6,4012)	SIP	944
NTIME=1	SIP	945
1250 NTIME=1	SIP	946
IF(A(17).EQ.0) GO TO 1265	SIP	947
DO 1255 I1=17,24	SIP	948
IF(A(I1).EQ.ONE) GO TO 1260	SIP	949
1255 A(I1)=ZERO	SIP	950
1260 A(I1)=ONE	SIP	951
GO TO 1290	SIP	952
1255 I1=17	SIP	953
IF(A(I1).EQ.ONE) GO TO 1275	SIP	954
A(I1)=ONE	SIP	955
1270 I1=I1+1	SIP	956
IF(I1.EQ.25) GO TO 1280	SIP	957
IF(A(I1).EQ.ONE) GO TO 1275	SIP	958
A(I1)=ONE	SIP	959
GO TO 1270	SIP	960
1275 A(I1)=ZERO	SIP	961
1280 G(17)=1	SIP	962
IF(A(24).EQ.ZERO) G(17)=-1	SIP	963
IF(G(17).EQ.-1) WRITE(6,4049) NOP	SIP	964
IF(G(17).EQ.0) WRITE(5,4050) NOP	SIP	965
GO TO 1135	SIP	966
C	SIP	967
COMMENT **PRIMARY OUTPUT B (40D)	SIP	968
1285 IF(SIGNAL.EQ.1) WRITE(5,4013)	SIP	969
NTIME=2	SIP	970
GO TO 1250	SIP	971
C	SIP	972
COMMENT **PRIMARY OUTPUT C (40E)	SIP	973
1290 IF(SIGNAL.EQ.1) WRITE(6,4014)	SIP	974
NTIME=7	SIP	975
GO TO 1250	SIP	976
C	SIP	977
COMMENT **DISCRETE OUTPUT (40F)	SIP	978
1295 IF(SIGNAL.EQ.1) WRITE(5,4015)	SIP	979
NTIME=1	SIP	980
IF(A(2).EQ.0) GO TO 1305	SIP	981
DO 1300 I1=1,5	SIP	982
1300 A(I1)=C(A(I1))	SIP	983
C(1)=15*(5)+2*(1)+4*(2)+2*(3)+2*(4)+2*(5)	SIP	984
IF(C(1).EQ.0) GO TO 1305	SIP	985
IF(C(1).EQ.5) C(1)=C(1)+C(1) GO TO 1302	SIP	986
IF(C(1).EQ.1) C(1)=C(1)+C(1) GO TO 1302	SIP	987
WRITE(5,4043) CODE	SIP	988
GO TO 1305	SIP	989
1302 C(1)=6	SIP	990
WRITE(5,4043) CODE	SIP	991

```

C
C02E=2*G(2)+D(1)
WRITE(6,4243) C02E
GO TO 1353
1353 WRITE(6,4244)
GO TO 1355

C
COMMENT **DISCRETE INPUT A (DIA)
1310 IF(SIGNAL.EQ.1) WRITE(6,4216)
NTIME=1
Y1=X1+1
IF(X1.GT.X2) GO TO 1315
GO TO 1322
1315 WRITE(6,4245)
X1=Y1-1
1322 DO 1325 I1=1,19
1325 A(I1)=X(I1,X1)
GO 1332 I1=1,5
1335 A(I1+19)=ZEND
IF(C0.EQ.1) A(23)=ONE
IF(C0.EQ.2) A(21)=ONE
IF(C0.EQ.1.57).FC.EQ.2) A(22)=ONE
IF(C0(1).EQ.1) A(23)=ONE
IF(C0(2).EQ.1) A(24)=ONE
GO TO 1175

C
COMMENT **DISCRETE INPUT B (DIB)
1335 IF(SIGNAL.EQ.1) WRITE(6,4217)
NTIME=1
Y1=Y1+1
IF(Y1.GT.Y2) GO TO 1342
GO TO 1345
1340 WRITE(6,4246)
Y1=Y1-1
1345 DO 1349 I1=1,24
1349 A(I1)=Y(I1,Y1)
GO TO 1175

C
COMMENT **VOLTAGE OUTPUT A (VOA)
1355 IF(SIGNAL.EQ.1) WRITE(6,4218)
N=1
1360 NTIME=1
I2=2
IF(I2.EQ.1) I2=16
DO 1365 I1=1,3
1365 W(I1)=A(I1+I2)
VOLTAGE=0.
GO 1375 I1=1,3
IF(W(I1).EQ.0) GO TO 1379
VOLTAGE=VOLTAGE+VOLTS(I1)
GO TO 1375
1375 VOLTAGE=VOLTAGE+VOLTS(I1)
1379 CONTINUE
GO TO (1383,1385,1387) N
1380 WRITE(6,4219) (W(I1),I1=1,3),VOLTAGE
GO TO 1396
1385 WRITE(6,4252) (W(I1),I1=1,3),VOLTAGE
GO TO 1395
1390 WRITE(6,4253) (W(I1),I1=1,3),VOLTAGE
1395 PULSE=0.5*(2+2*P(E)+P(I))
IF(PULSE.NE.0) GO TO 1345,1415,1416,1420,1425,1435,1440 PULSE
WRITE(6,4254)
GO TO 1382
1402 WRITE(6,4255) N
GO TO 1362
1405 WRITE(6,4256) N
GO TO 1402
1415 WRITE(6,4257) N
GO TO 1362
1418 WRITE(6,4258) N
GO TO 1362

C
COMMENT **VOLTAGE OUTPUT B (VOB)
1420 IF(SIGNAL.EQ.1) WRITE(6,4219)
N=2
GO TO 1382

C
COMMENT **VOLTAGE OUTPUT C (VOC)
1425 IF(SIGNAL.EQ.1) WRITE(6,4220)
N=2
GO TO 1382

C
COMMENT **LOAD PULSE REGISTER (LPP)
1430 IF(SIGNAL.EQ.1) WRITE(6,4221)

```

992
 993
 994
 995
 996
 997
 998
 999
 1000
 1001
 1002
 1003
 1004
 1005
 1006
 1007
 1008
 1009
 1010
 1011
 1012
 1013
 1014
 1015
 1016
 1017
 1018
 1019
 1020
 1021
 1022
 1023
 1024
 1025
 1026
 1027
 1028
 1029
 1030
 1031
 1032
 1033
 1034
 1035
 1036
 1037
 1038
 1039
 1040
 1041
 1042
 1043
 1044
 1045
 1046
 1047
 1048
 1049
 1050
 1051
 1052
 1053
 1054
 1055
 1056
 1057
 1058
 1059
 1060
 1061
 1062
 1063
 1064
 1065
 1066
 1067
 1068
 1069
 1070
 1071
 1072
 1073
 1074

```

      NTIME=1
      DO 1425 I1=1,3
1425 P(I1)=3
      IF(C(I1).EQ.0) P(I1)=1
      IF(C(I2).EQ.0) P(I2)=1
      IF(C(I3).EQ.0) P(I3)=1
      WRITE(6,4222) (P(I-1), I1=1,3)
      GO TO 1463

C
COMMENT **ENTER FINE COUNTDOWN (EFC)
1445 IF(SIGNAL.EC.1) WRITE(6,4222)
      NTIME=1
      FC=1
      GO TO 1457

C
COMMENT **HALT FINE COUNTDOWN (HFC)
1445 IF(SIGNAL.EC.1) WRITE(6,4223)
      NTIME=1
      FC=2
      GO TO 1463

C
COMMENT **SPLIT CONFAPE S LIMIT (ECL)
1455 IF(SIGNAL.EC.1) WRITE(6,4224)
      NTIME=2
      I2=9
1455 CODE=2
      PBASE=3
      DO 1465 I1=1,19
1465 CODE=CODE+2*(I1-1)*(I2+I1)
      IF(I2+I1).EQ.2500) GO TO 1476
      DO 1475 I1=1,11
1475 IF(M(I1+I2).EQ.2500) GO TO 1465
      M(I1+I2)=2500
      GO TO 1475
1475 M(I1+I2)=0
1475 CONTINUE
      DO 1475 I1=1,19
1475 PBASE=PBASE+2*(I1-1)*(I2+I1)
      IF(PBASE.LT.CODE) GO TO 1495
1475 DO 1495 I1=1,11
1495 M(I1+I2)=M(I1+I2)
1495 IF(I2.EQ.13) GO TO 1416
      I2=13
      GO TO 1455
1495 DO 1497 I1=1,11
1497 PBASE=PBASE+2*(I1-1)*(I2+I1)
      IF(PBASE.LT.CODE) GO TO 1476
      GO TO 1495

C
COMMENT **DIRECTOR OUTPUT (COA)
1495 IF(SIGNAL.EC.1) WRITE(6,4225)
      IF(SECT.EQ.3) GO TO 1195
      NIT=SECT+1
      CODE=2*(I2+1)*(I1+1)+2*(I2+1)*I1
      IF(CODE.LT.7) GO TO 1585
      DO 1495 I1=1,5
1495 IF(CODE.EQ.I1*7) GO TO 1520
1495 CONTINUE
15.1 WRITE(6,4226) (I(25-I1), I2=1,4), CODE(I1)
      GO TO 1510
15.5 WRITE(6,4227) (I(25-I1), I1=1,4), CODE
1510 SECT=4
      GO TO 1520

C
COMMENT **ACCUMULATE LEFT SHIFT (ALS)
1514 NIT=1
1515 IF(SIGNAL.EC.1) WRITE(6,4228)
      NIT=SECT+1
      IF(SECT.LT.3) NIT=2
      SECT=SECT+1
      IF(SECT.EQ.4) GO TO 1195
1520 DO 1523 I1=1,SECT
      DO 1525 I2=1,23
1525 I(25-I2)=I(24-I2)
1525 I(I1)=I(25)
      GO TO 1195

C
COMMENT **ACCUMULATE RIGHT SHIFT (ARS)
1526 NIT=1
1525 IF(SIGNAL.EC.1) WRITE(6,4229)
      NIT=SECT+1
      IF(SECT.LT.3) NIT=2

```

```

SIP 1175
SIP 1176
SIP 1177
SIP 1178
SIP 1179
SIP 1180
SIP 1181
SIP 1182
SIP 1183
SIP 1184
SIP 1185
SIP 1186
SIP 1187
SIP 1188
SIP 1189
SIP 1190
SIP 1191
SIP 1192
SIP 1193
SIP 1194
SIP 1195
SIP 1196
SIP 1197
SIP 1198
SIP 1199
SIP 1200
SIP 1201
SIP 1202
SIP 1203
SIP 1204
SIP 1205
SIP 1206
SIP 1207
SIP 1208
SIP 1209
SIP 1210
SIP 1211
SIP 1212
SIP 1213
SIP 1214
SIP 1215
SIP 1216
SIP 1217
SIP 1218
SIP 1219
SIP 1220
SIP 1221
SIP 1222
SIP 1223
SIP 1224
SIP 1225
SIP 1226
SIP 1227
SIP 1228
SIP 1229
SIP 1230
SIP 1231
SIP 1232
SIP 1233
SIP 1234
SIP 1235
SIP 1236
SIP 1237
SIP 1238
SIP 1239
SIP 1240
SIP 1241
SIP 1242
SIP 1243
SIP 1244
SIP 1245
SIP 1246
SIP 1247
SIP 1248
SIP 1249
SIP 1250
SIP 1251
SIP 1252
SIP 1253
SIP 1254
SIP 1255
SIP 1256

```

```

SECT=SECT+NUM
IF(SECT.EQ.0) GO TO 1105
I2=A(24)
DO 1545 I1=1,SECT
  DO 1540 I2=1,23
1540 A(I2)=A(I2+1)
1545 A(24)=I3
GO TO 1135
    
```

C
COMMENT **SPLIT ACCUMULATOR LEFT SHIFT (SAL)

```

1549 NUM=1
1550 IF(SIGNAL.EQ.1) WRITE(6,4020)
  NTIME=SECT+1
  IF(SECT.LE.0) NTIME=2
  SECT=SECT+NUM
  IF(SECT.EQ.0) GO TO 1110
  DO 1550 I1=1,SECT
    DO 1555 I2=1,19
      A(25-I2)=A(24-I2)
1550 A(I2-I2)=A(I1-I2)
1555 A(I1)=A(I1)+Z=0
GO TO 1110
    
```

C
COMMENT **SPLIT ACCUMULATOR RIGHT SHIFT (SAR)

```

1554 NUM=1
1555 IF(SIGNAL.EQ.1) WRITE(5,4020)
  NTIME=SECT+1
  IF(SECT.LE.1) NTIME=2
  SECT=SECT+NUM
  IF(SECT.EQ.0) GO TO 1110
  I2=A(24)
  I4=B(12)
  DO 1575 I1=1,SECT
    DO 1570 I2=1,19
      A(I2)=A(I2+1)
1570 A(I2+I2)=A(I2+I2)
  A(I1)=I4
1575 A(24)=I3
GO TO 1110
    
```

C
COMMENT **SPLIT LEFT WORD LEFT SHIFT (SLL)

```

1579 NUM=1
1580 IF(SIGNAL.EQ.1) WRITE(6,4030)
  NTIME=SECT+1
  IF(SECT.LE.1) NTIME=2
  SECT=SECT+NUM
  IF(SECT.EQ.0) GO TO 1110
  DO 1580 I1=1,SECT
    DO 1585 I2=1,19
      A(25-I2)=A(24-I2)
1585 A(24)=Z=0
GO TO 1110
    
```

C
COMMENT **SPLIT LEFT WORD RIGHT SHIFT (SLR)

```

1584 NUM=1
1585 IF(SIGNAL.EQ.1) WRITE(5,4030)
  NTIME=SECT+1
  IF(SECT.LE.1) NTIME=2
  SECT=SECT+NUM
  IF(SECT.EQ.0) GO TO 1110
  I2=A(24)
  DO 1605 I1=1,SECT
    DO 1600 I2=1,19
      A(I2+I2)=A(I2+I2)
1600 A(I2)=I3
1605 A(24)=I3
GO TO 1110
    
```

C
COMMENT **SPLIT RIGHT WORD LEFT SHIFT (SRL)

```

1609 NUM=1
1610 IF(SIGNAL.EQ.1) WRITE(5,4030)
  NTIME=SECT+1
  IF(SECT.LE.1) NTIME=2
  SECT=SECT+NUM
  IF(SECT.EQ.0) GO TO 1110
  DO 1620 I1=1,SECT
    DO 1615 I2=1,19
      A(I2-I2)=A(I1-I2)
1615 A(I1)=Z=0
1620 A(1)=I3
GO TO 1110
    
```

C
COMMENT **SPLIT RIGHT WORD RIGHT SHIFT (SRR)

```

1624 NUM=1
1625 IF(SIGNAL.EQ.1) WRITE(6,4030)
    
```

SIP 1157
SIP 1158
SIP 1159
SIP 1160
SIP 1161
SIP 1162
SIP 1163
SIP 1164
SIP 1165
SIP 1166
SIP 1167
SIP 1168
SIP 1169
SIP 1170
SIP 1171
SIP 1172
SIP 1173
SIP 1174
SIP 1175
SIP 1176
SIP 1177
SIP 1178
SIP 1179
SIP 1180
SIP 1181
SIP 1182
SIP 1183
SIP 1184
SIP 1185
SIP 1186
SIP 1187
SIP 1188
SIP 1189
SIP 1190
SIP 1191
SIP 1192
SIP 1193
SIP 1194
SIP 1195
SIP 1196
SIP 1197
SIP 1198
SIP 1199
SIP 1200
SIP 1201
SIP 1202
SIP 1203
SIP 1204
SIP 1205
SIP 1206
SIP 1207
SIP 1208
SIP 1209
SIP 1210
SIP 1211
SIP 1212
SIP 1213
SIP 1214
SIP 1215
SIP 1216
SIP 1217
SIP 1218
SIP 1219
SIP 1220
SIP 1221
SIP 1222
SIP 1223
SIP 1224
SIP 1225
SIP 1226
SIP 1227
SIP 1228
SIP 1229
SIP 1230
SIP 1231
SIP 1232
SIP 1233
SIP 1234
SIP 1235
SIP 1236
SIP 1237
SIP 1238
SIP 1239

```

N*IME=SECT+1
IF(SCT.L.E.2) N*I=2+2
SECT=SECT+704
IF(SECT.EQ.5) GO TO 1118
I4=A(I1)
DO 1675 I1=1,SECT
  TO 1677 I2=1,18
1676 A(I2)=A(I2+1)
1675 A(I1)=I4
GO TO 1119

C
COMMENT **MULTIPLY (P*P)
1640 IF(SICALL.EQ.1) WRITE(6,4924)
N*IME=13
I2=1
I3=16+23
N*IX=73
DO 1655 I1=1,24
1650 L(I1)=A(I1)
IF(=F(I1).EQ.5) GO TO 1655
REGIST=REGS(2)
CALL REG2
1655 COMPES(1)=COMPES(2)+ZERO
I5=I3+1
IF(I5.EQ.25) GO TO 1671
DO 1655 I1=12,13
IF(A(I1).EQ.COE) GO TO 1660
A(I1)=ONE
GO TO 1655
1660 A(I1)=ZERO
1665 CONTINUE
1670 IF(I15).EQ.ZERO) GO TO 1685
DO 1695 I1=12,13
IF(N(I1).EQ.COE) GO TO 1675
N(I1)=ONE
GO TO 1695
1675 N(I1)=ZERO
1680 CONTINUE
1695 DO 1695 I1=1,15
COMPREG(1)=SHIFT(COMPREG(1),1)
COMPREG(2)=SHIFT(COMPREG(2),1)
COMPREG(3)=COMPREG(1)+A(I5-I1)
1698 COMPREG(1)=COMPREG(2)+A(I5-I1)
IF(A(I5).EQ.COE) COMPREG(1)=COMPREG(1)+ONE
IF(A(I5).EQ.COE) COMPREG(2)=COMPREG(2)+ONE
I4=COMPREG(1)+COMPREG(2)
I4=SHIFT(I4,-1)
IF(A(I5).EQ.COE) AND N(I5).EQ.COE) GO TO 1691
IF(A(I5).EQ.ZERO) AND N(I5).EQ.COE) GO TO 1692
GO TO 1693
1691 A(I5)=ZERO
GO TO 1694
1692 A(I5)=ONE
1697 IF(A(I5).EQ.COE) I4=I4+ONE
1694 DO 1695 I1=12,13
A(I1)=A(I1)+ONE
1695 I4=SHIFT(I4,-1)
IF(I2.EQ.14) GO TO 1119
IF(I2.EQ.23) GO TO 1115
I2=14
I2=23
GO TO 1555

C
COMMENT **MULTIPLY *COPIED (P*P)
1700 IF(SICALL.EQ.2) WRITE(6,4925)
DO 1705 I1=1,2
IF(C(I1).EQ.ZERO) AND N(I1).EQ.1) GO TO 1704
IF(C(I1).EQ.COE) AND N(I1).EQ.1) C(I1)=ZERO
GO TO 1705
1704 C(I1)=COE
1705 CONTINUE
IF(CO.EQ.1) GO TO 1713
IF(CO).EQ.ZERO) AND N(I1).EQ.1) GO TO 1709
IF(CO).EQ.COE) AND N(I1).EQ.1) C(I1)=ZERO
GO TO 1715
1709 C(I1)=ONE
1710 C(I1)=5*C(I1)+C(I1)+C(I1)+C(I1)+C(I1)+C(I1)+1
SECT=SECT
CALL UNLOAD
IF(NFLAS.EQ.1) GO TO 15
GO TO 1540

```

SIN 1240
SIN 1241
SIN 1242
SIN 1243
SIN 1244
SIN 1245
SIN 1246
SIN 1247
SIN 1248
SIN 1249
SIN 1250
SIN 1251
SIN 1252
SIN 1253
SIN 1254
SIN 1255
SIN 1256
SIN 1257
SIN 1258
SIN 1259
SIN 1260
SIN 1261
SIN 1262
SIN 1263
SIN 1264
SIN 1265
SIN 1266
SIN 1267
SIN 1268
SIN 1269
SIN 1270
SIN 1271
SIN 1272
SIN 1273
SIN 1274
SIN 1275
SIN 1276
SIN 1277
SIN 1278
SIN 1279
SIN 1280
SIN 1281
SIN 1282
SIN 1283
SIN 1284
SIN 1285
SIN 1286
SIN 1287
SIN 1288
SIN 1289
SIN 1290
SIN 1291
SIN 1292
SIN 1293
SIN 1294
SIN 1295
SIN 1296
SIN 1297
SIN 1298
SIN 1299
SIN 1300
SIN 1301
SIN 1302
SIN 1303
SIN 1304
SIN 1305
SIN 1306
SIN 1307
SIN 1308
SIN 1309
SIN 1310
SIN 1311
SIN 1312
SIN 1313
SIN 1314
SIN 1315
SIN 1316
SIN 1317
SIN 1318
SIN 1319
SIN 1320
SIN 1321

Reproduced from
best available copy.

2050 FORMAT(SA FSI(ON) SIGNAL MUST FOLLOW AN I(ON) SIGNAL TO PUT HIGH	SIP	1484
2051 FORMAT(SA FSI(ON) SIGNAL MUST FOLLOW AN I(ON) SIGNAL TO PUT HIGH	SIP	1485
2052 FORMAT(COMPUTE SWITCH CODE SPECIFIED INCORRECTLY)	SIP	1486
2053 FORMAT(SIGNAL ON - TONES WILL BE TRACED, //)	SIP	1487
2054 FORMAT(SIGNAL OFF - TONES WILL NOT BE TRACED FURTHER, //)	SIP	1488
2055 FORMAT(// INPUT SOURCE - MAX TACS, //)	SIP	1489
2056 FORMAT(THE FOLLOWING INPUT DATA ON PAPER TAPE IS INVOLVED - //)	SIP	1490
2057 FORMAT(EXECUTE SEGMENT SPECIFIED INCORRECTLY - DEFAULT VALUE OF	SIP	1491
1 IS ASSUMED)	SIP	1492
2058 FORMAT(NO. OF EXECUTIONS SPECIFIED = //)	SIP	1493
2059 FORMAT(COL-STORE WRITE SWITCH SPECIFIED INCORRECTLY)	SIP	1494
2060 FORMAT(DISCRETE SWITCH SPECIFIED INCORRECTLY)	SIP	1495
2061 FORMAT(POWER-ON/OFF DATA IS INCORRECT)	SIP	1496
2062 FORMAT(// POWER HAS BEEN TURNED OFF)	SIP	1497
2063 FORMAT(POWER HAS BEEN TURNED ON, //)	SIP	1498
2064 FORMAT(CHANNEL SPECIFIED CANNOT BE LOADED - PROGRAM TERMINATED)	SIP	1499
2065 FORMAT(TRIC(ON) CHANNEL BE SPECIFIED WITH PR(OFF) - PROGRAM TERMINA	SIP	1500
1TED)	SIP	1501
2066 FORMAT(NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM T	SIP	1502
ERMINATED)	SIP	1503
2067 FORMAT(// // END OF PROGRAM, SA, EXECUTION TIME = //, //, //,	SIP	1504
1 //)	SIP	1505
2068 FORMAT(RESULTS MUST BE SPECIFIED BEFORE (ERUN) AFTER AN MFD LAST	SIP	1506
FUNCTION - PROGRAM TERMINATED)	SIP	1507
2069 FORMAT(MEMORY HAS BEEN INITIALIZED)	SIP	1508
C	SIP	1509
COMMENT **COMPUTE CODE FORMAT STATEMENTS	SIP	1510
2070 FORMAT(EASIER RESET SEQUENCE)	SIP	1511
2071 FORMAT(PREPARE TO OPERATE MCFE)	SIP	1512
2072 FORMAT(SYNC BIT COUNTER 1 MCFE)	SIP	1513
2073 FORMAT(SYNC BIT COUNTER 2 MCFE)	SIP	1514
2074 FORMAT(// C(1) C(2) C(3) IDLE SUB-CODE OF MANUAL HALT)	SIP	1515
2075 FORMAT(C(1) C(2) C(3) IDLE SUB-CODE OF MANUAL HALT)	SIP	1516
2076 FORMAT(INTERLOCK SUB-CODE OF MANUAL HALT)	SIP	1517
2077 FORMAT(PREPARE TO LOAD SUB-CODE OF MANUAL HALT)	SIP	1518
2078 FORMAT(DIPOLATES BETWEEN PREPARE TO LOAD AND INT(ERLOCK SUB-CODE	SIP	1519
IS OF MANUAL HALT)	SIP	1520
2079 FORMAT(C(1) C(2) C(3) IDLE SUB-CODE OF MANUAL HALT)	SIP	1521
2080 FORMAT(DIPOLATES BETWEEN C(1) C(2) C(3) IDLE, INTERLOCK, AND C(1)	SIP	1522
1 C(2) C(3) IDLE SUB-CODES OF MANUAL HALT)	SIP	1523
2081 FORMAT(PREPARE TO COMPUTE SUB-CODE OF MANUAL HALT, //)	SIP	1524
2082 FORMAT(WAIT CODE, //)	SIP	1525
2083 FORMAT(VERIFY CODE)	SIP	1526
2084 FORMAT(PREPARE TO SAMPLE CODE)	SIP	1527
2085 FORMAT(SAMPLE CODE MCFE)	SIP	1528
2086 FORMAT(PARITY CHECK CODE)	SIP	1529
2087 FORMAT(PROCESS CODE - OCTAL)	SIP	1530
2088 FORMAT(// PROCESS CODE - HALT)	SIP	1531
2089 FORMAT(// PROCESS CODE - LOCATION)	SIP	1532
2090 FORMAT(// PROCESS CODE - FILL)	SIP	1533
2091 FORMAT(// PROCESS CODE - VERIFY)	SIP	1534
2092 FORMAT(// PROCESS CODE - START TO COMPUTE)	SIP	1535
2093 FORMAT(// PROCESS CODE - WAIT)	SIP	1536
2094 FORMAT(ENTER - IDLE SUB-CODE OF FILL-VERIFY)	SIP	1537
2095 FORMAT(ENTER - NUMBER SEARCH SUB-CODE OF FILL-VERIFY)	SIP	1538
2096 FORMAT(ENTER - WAIT 2 M.T. SUB-CODE OF FILL-VERIFY)	SIP	1539
2097 FORMAT(ENTER - EXECUTE SUB-CODE OF FILL-VERIFY)	SIP	1540
2098 FORMAT(// PROCESS CODE - CLEAR)	SIP	1541
2099 FORMAT(// PROCESS CODE - DELETE)	SIP	1542
2100 FORMAT(// PARITY CHECK)	SIP	1543
2101 FORMAT(// PROGRAM HALT CODE)	SIP	1544
C	SIP	1545
COMMENT **COMPUTE CODE FORMAT STATEMENTS	SIP	1546
4000 FORMAT(TRANSFER INSTRUCTION - (TR)	SIP	1547
4001 FORMAT(TRANSFER OR JUMP INSTRUCTION - (TJ)	SIP	1548
4002 FORMAT(CLEAR 1 AND INSTRUCTION - (CL1)	SIP	1549
4003 FORMAT(AND INSTRUCTION - (AND)	SIP	1550
4004 FORMAT(SUBTRACT INSTRUCTION - (SUB)	SIP	1551
4005 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1552
4006 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1553
4007 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1554
4008 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1555
4009 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1556
4010 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1557
4011 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1558
4012 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1559
4013 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1560
4014 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1561
4015 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1562
4016 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1563
4017 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1564
4018 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1565
4019 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1566
4020 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1567
4021 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1568
4022 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1569
4023 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1570
4024 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1571
4025 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1572
4026 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1573
4027 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1574
4028 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1575
4029 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1576
4030 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1577
4031 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1578
4032 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1579
4033 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1580
4034 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1581
4035 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1582
4036 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1583
4037 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1584
4038 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1585
4039 FORMAT(MULTI AND INSTRUCTION - (MUL)	SIP	1586

4320	FORMAT(*) VOLTAGE OUTPUT "C" INSTRUCTION - (VOC*)	SIM	1487
4321	FORMAT(*) LOAD PHASE REGISTER INSTRUCTION - (LFR*)	SIM	1488
4322	FORMAT(*) ENTER FINE COUNTDOWN INSTRUCTION - (EFC*)	SIM	1489
4323	FORMAT(*) HALT FINE COUNTDOWN INSTRUCTION - (HFC*)	SIM	1490
4324	FORMAT(*) SPLIT COMPARE & LIMIT INSTRUCTION - (SCL*)	SIM	1491
4325	FORMAT(*) CHARACTER OUTPUT INSTRUCTION - (COA*)	SIM	1492
4326	FORMAT(*) ACCUMULATOR LEFT SHIFT INSTRUCTION - (ALS*)	SIM	1493
4327	FORMAT(*) ACCUMULATOR RIGHT SHIFT INSTRUCTION - (ARS*)	SIM	1494
4328	FORMAT(*) SPLIT ACCUMULATOR LEFT SHIFT INSTRUCTION - (SAL*)	SIM	1495
4329	FORMAT(*) SPLIT ACCUMULATOR RIGHT SHIFT INSTRUCTION - (SAR*)	SIM	1496
4330	FORMAT(*) SPLIT LEFT WORD LEFT SHIFT INSTRUCTION - (SLL*)	SIM	1497
4331	FORMAT(*) SPLIT RIGHT WORD LEFT SHIFT INSTRUCTION - (SRL*)	SIM	1498
4332	FORMAT(*) SPLIT LEFT WORD RIGHT SHIFT INSTRUCTION - (SLR*)	SIM	1499
4333	FORMAT(*) SPLIT RIGHT WORD RIGHT SHIFT INSTRUCTION - (SRR*)	SIM	1500
4334	FORMAT(*) MULTIPLY INSTRUCTION - (*P*)	SIM	1501
4335	FORMAT(*) MULTIPLY MODIFIED INSTRUCTION - (*PM*)	SIM	1502
4336	FORMAT(*) SPLIT MULTIPLY INSTRUCTION - (*SM*)	SIM	1503
4337	FORMAT(*) SPLIT MULTIPLY MODIFIED INSTRUCTION - (*SPM*)	SIM	1504
4338	FORMAT(*) STOP ACCUMULATOR INSTRUCTION - (STO*)	SIM	1505
4339	FORMAT(*) COMPUTE MODE(*)	SIM	1506
4340	FORMAT(*) FLAG STORE(*)	SIM	1507
4341	FORMAT(14)	SIM	1508
4342	FORMAT(*) PHASE REGISTER - (PIS-1) = *,211)	SIM	1509
4343	FORMAT(*) DISCRETE OUTPUT LINE 0*,12,*,C HAS A "1" OUTPUT SIGNAL*)	SIM	1510
4344	FORMAT(*) DISCRETE SWITCH IS OFF - DISCRETE OUTPUTS ARE DISABLED*)	SIM	1511
4345	FORMAT(*) X-DISCRETE INPUTS USED HAVE EXCEEDED THOSE SUPPLIED - LAST VALUES GIVEN WILL BE USED*)	SIM	1512
4346	FORMAT(*) Y-DISCRETE INPUTS USED HAVE EXCEEDED THOSE SUPPLIED - LAST VALUES GIVEN WILL BE USED*)	SIM	1513
4347	FORMAT(*) BINARY CHARACTER OUTPUT - *,401,2X,*,HEXDECIMAL CHARACTER 1 OUTPUT - *,11)	SIM	1514
4348	FORMAT(*) BINARY CHARACTER OUTPUT - *,401,2X,*,HEXDECIMAL CHARACTER 1 OUTPUT - *,12)	SIM	1515
4349	FORMAT(*) BINARY OUTPUT ON LINE 0*,11,*,1 OF -1*)	SIM	1520
4350	FORMAT(*) BINARY OUTPUT ON LINE 0*,11,*,0 OF +1*)	SIM	1521
4351	FORMAT(*) V1(1-1) = *,301,*, WITH A VOLTAGE OUTPUT OF *,F7.2,*, VOLTS*)	SIM	1522
4352	FORMAT(*) V2(2-1) = *,301,*, WITH A VOLTAGE OUTPUT OF *,F7.2,*, VOLTS*)	SIM	1523
4353	FORMAT(*) V3(3-1) = *,301,*, WITH A VOLTAGE OUTPUT OF *,F7.2,*, VOLTS*)	SIM	1524
4354	FORMAT(*) THE PHASE REGISTER IS IN THE IDLE CONFIGURATION: AC VOLTA 1% OUTPUT*)	SIM	1525
4355	FORMAT(*) VOLTAGE OUTPUT IS ON LINE VC*,11,*,0*)	SIM	1526
4356	FORMAT(*) VOLTAGE OUTPUT IS ON LINE VC*,11,*,1*)	SIM	1527
4357	FORMAT(*) VOLTAGE OUTPUT IS ON LINE VC*,11,*,2*)	SIM	1528
4358	FORMAT(*) VOLTAGE OUTPUT IS ON LINE VC*,11,*,3*)	SIM	1529
4359	FORMAT(*) A TRANSFER IS NOT ALLOWED TO L-REG, Y-, OR Z- LOCKS - FRO 157A* TERMINATED*)	SIM	1530
4360	FORMAT(*) A TRANSFER IS NOT ALLOWED TO L-REG, Y-, OR Z- LOCKS - FRO 157A* TERMINATED*)	SIM	1531
4361	FORMAT(*) THE X-INSTRUCTION REQUESTED IS NOT AN INSTRUCTION*)	SIM	1532
4362	FORMAT(*) THE X-INSTRUCTION REQUESTED IS NOT AN INSTRUCTION*)	SIM	1533
4363	FORMAT(*) THE X-INSTRUCTION REQUESTED IS NOT AN INSTRUCTION*)	SIM	1534

BLOCK DATA	SIN	1535
INTEGER CH, ZERO, ONE	SIN	1536
	SIN	1537
COMMON/41SDATA/ CH, ZERO, ONE, FREE(12), IN(27), MELDVK, MCOMPA,	SIN	1538
1	SIN	1539
	SIN	1540
DATA MRES/1M1, 1M2, 1M3, 1M4, 1M5, 1M6, 1M7, 1M8, 1M9, 1M0	SIN	1541
	SIN	1542
DATA ZERO/13/, ONE/13/, NINES/999999999/	SIN	1543
	SIN	1544
DATA M1/1M1, 1M2, 1M3, 1M4, 1M5, 1M6, 1M7, 1M8, 1M9, 1M0,	SIN	1545
1	SIN	1546
2	SIN	1547
	SIN	1548
	SIN	1549
DATA M2000/1M1/, M2000/1M2/, M2000/1M3/, MELDVK/1M /	SIN	1550
DATA 0/1/2M0M/	SIN	1551
	SIN	1552
END	SIN	1553

SUBROUTINE STORE	SIM	1554
INTEGER A(24), CMX, CODE, COMSEC(24,3), DD, E(8), EM, F(4), FC	SIM	1555
INTEGER M(16), N, O, P, PHASE, R(24,4), REGIST, REGISTR, SI, SK	SIM	1556
INTEGER S(2), SECT, SIGNAL, U, V(24,4), VI, VK, X(13,13), XI	SIM	1557
INTEGER Y(24,13), YI, ZER0, DISPOSE	SIM	1558
COMMON A, CMX, CODE, COMSEC, DD, E, EM, F, FC, M, I(24), ISEC	SIM	1559
COMMON L(24), M(120,21), N(24), NCOL, NFLAG, NUP, NUPR(72), PHASE	SIM	1560
COMMON S, SIGNAL, P, REGIST, REGISTR, RI, RK, SECT, U, V, VI, VK	SIM	1561
COMMON X, XI, Y, YI, DISPOSE	SIM	1562
COMMON/SHDATA/ CC, ZER0, CAE, NREG(16), NR(27), NCLM, NCOMA,	SIM	1563
1 NLFABEN, KAPAREN, AIDES	SIM	1564
IF(CHAN.EQ.21) GO TO 5	SIM	1565
IF(CMX.EQ.22.OR.CMX.EQ.23.OR.CMX.EQ.24) GO TO 1	SIM	1566
IF(CHAN.EQ.25.OR.CHAN.EQ.26.OR.CHAN.EQ.27.OR.CHAN.EQ.28) GO TO 19	SIM	1567
IF(CHAN.EQ.29) GO TO 15	SIM	1568
IF(CHAN.EQ.30) GO TO 35	SIM	1569
IF(EM.EQ.C0) GO TO 1	SIM	1570
WRITE(6,1-3)	SIM	1571
WRITE(4,1-3)	SIM	1572
NFLAG=1	SIM	1573
RETURN	SIM	1574
1 CALL L019	SIM	1575
RETURN	SIM	1576
5 IF(C0.EQ.C0) GO TO 1	SIM	1577
WRITE(6,113)	SIM	1578
WRITE(4,113)	SIM	1579
NFLAG=1	SIM	1580
RETURN	SIM	1581
12 WRITE(6,125)	SIM	1582
WRITE(4,125)	SIM	1583
NFLAG=1	SIM	1584
RETURN	SIM	1585
15 I2=CODESECT-1,4)+1	SIM	1586
IF(FC.EQ.1) GO TO 25	SIM	1587
VK=ZER0	SIM	1588
DO 20 I1=1,24	SIM	1589
CODE=4*(I1)+2*(I1,I2)+VK	SIM	1590
IF(V(I1,I2).EQ.C0E.PRE.A(I1).EQ.CAE) VK=ONE	SIM	1591
IF(V(I1,I2).EQ.ZER0.AND.A(I1).EQ.ZER0) VK=ZER0	SIM	1592
V(I1,I2)=V(I1,I2)+VK	SIM	1593
IF(CODE.EQ.1.OR.CODE.EQ.2.OR.CODE.EQ.4.OR.CODE.EQ.7) V(I1,I2)=CAE	SIM	1594
25 CONTINUE	SIM	1595
21 IF(REGIST.EQ.3) RETURN	SIM	1596
REGIST=NREG(3)	SIM	1597
CALL REG2	SIM	1598
RETURN	SIM	1599
25 DO 30 I1=1,24	SIM	1600
V(I1,I2)=A(I1)	SIM	1601
GO TO 21	SIM	1602
35 IF(FC.EQ.1) GO TO 55	SIM	1603
I4=CODESECT-1, 3)+1	SIM	1604
I2=1	SIM	1605
I3=11	SIM	1606
40 RK=ZER0	SIM	1607
DO 45 I1=I2,I3	SIM	1608
CODE=4*(I1)+2*(I1,I4)+RK	SIM	1609
IF(R(I1,I4).EQ.C0E.AND.A(I1).EQ.CAE) RK=ONE	SIM	1610
IF(R(I1,I4).EQ.ZER0.AND.A(I1).EQ.ZER0) RK=ZER0	SIM	1611
R(I1,I4)=R(I1,I4)+RK	SIM	1612
IF(CODE.EQ.1.OR.CODE.EQ.2.OR.CODE.EQ.4.OR.CODE.EQ.7) R(I1,I4)=CAE	SIM	1613
45 CONTINUE	SIM	1614
IF(I3.EQ.24) GO TO 50	SIM	1615
I2=I4	SIM	1616
I3=24	SIM	1617
GO TO 40	SIM	1618
50 IF(REGISTR.EQ.3) RETURN	SIM	1619
REGIST=NREG(12)	SIM	1620
CALL REG2	SIM	1621
RETURN	SIM	1622
1-9 FORMAT(STORAGE CANNOT TAKE PLACE IN COLD STORAGE CHANNELS IF COL	SIM	1623
LD-STORAGE WRITE SWITCH IS OFF - PROGRAM TERMINATED)	SIM	1624
15 FORMAT(STORAGE IS NOT ALLOWED IN SINGLE-LOOPS (A,I,L, C, U) - PR	SIM	1625
OGRAM TERMINATED)	SIM	1626
110 FORMAT(STORAGE CANNOT TAKE PLACE IN CHANNEL 50 IF DISCRETE SWITC	SIM	1627
H IS OFF - PROGRAM TERMINATED)	SIM	1628
END	SIM	1629

SUBROUTINE L940	SIP	1630
INTEGER I(24), CMAN, CODE, COMPES(24,2), DB, E(8), EN, F(4), FC	SIP	1631
INTEGER M(16), CS, CNE, PHASE, R(24,4), REGIST, REGISTR, SI, SK	SIP	1632
INTEGER S(2), SECT, SIGNAL, L, Y(24,4), VI, WK, X(19,12), XI	SIP	1633
INTEGER Y(24,12), YI, ZEPG, DISPOSE	SIP	1634
COMMON A, CMAN, CODE, COMPES, DB, E, EN, F, FC, N, I(24), IREG	SIP	1635
COMMON L(24), M(120,21), N(24), ACCL, IFLAG, SUP, MADFD(77), PHASE	SIP	1636
COMMON S3, SIGNAL, R, REGIST, REGISTR, SI, SK, SECT, U, V, VI, WK	SIP	1637
COMMON X, XI, Y, YI, DISPOSE	SIP	1638
COMMON/XPATM/ CM, ZEPG, CNE, IREG(18), M(27), MELAN, MCOMA,	SIP	1639
1 ALFAREN, MFAREN, MICKS	SIP	1640
COMPES(11)=ZEPG	SIP	1641
DO 1 I1=1,24	SIP	1642
I2=SWIFT(COMPES(1),1)	SIP	1643
1 COMPES(11)=CR(I2,A(25-I1))	SIP	1644
IF(CMAN.EQ.21) GO TO 12	SIP	1645
IF(CMAN.EQ.22) GO TO 15	SIP	1646
IF(CMAN.EQ.23) GO TO 20	SIP	1647
IF(CMAN.EQ.24) GO TO 25	SIP	1648
IF(CMAN.EQ.25) GO TO 30	SIP	1649
IF(CMAN.EQ.0) GO TO 5	SIP	1650
WRITE(5,159)	SIP	1651
WRITE(4,150)	SIP	1652
MFLAG=1	SIP	1653
RETURN	SIP	1654
5 M(SECT,CMAN)=COMPES(1)	SIP	1655
RETURN	SIP	1656
12 IF(DD.EQ.0) GO TO 5	SIP	1657
WRITE(5,159)	SIP	1658
WRITE(4,150)	SIP	1659
MFLAG=1	SIP	1660
RETURN	SIP	1661
15 I2=MOD(SECT-1,4)+1	SIP	1662
F(I2)=COMPES(1)	SIP	1663
REGIST=IREG(6)	SIP	1664
GO TO 35	SIP	1665
20 I2=MOD(SECT-1,16)+1	SIP	1666
M(I2)=COMPES(1)	SIP	1667
REGIST=IREG(4)	SIP	1668
GO TO 35	SIP	1669
25 I2=MOD(SECT-1,3)+1	SIP	1670
E(I2)=COMPES(1)	SIP	1671
REGIST=IREG(7)	SIP	1672
GO TO 35	SIP	1673
30 U=COMPES(1)	SIP	1674
REGISTR=REG(5)	SIP	1675
35 IF(REGISTR.EQ.0) RETURN	SIP	1676
CALL REG2	SIP	1677
STOP	SIP	1678
10 FORMAT(10) COLD STORAGE MEMORY CANNOT BE LOADED IF COLD-STORAGE UNIT	SIP	1679
15 SWITCH IS OFF - PROGRAM TERMINATED*	SIP	1680
115 FORMAT(10) HOT STORAGE MEMORY CANNOT BE LOADED IF DISCRETE SWITCH IS	SIP	1681
1 OFF - PROGRAM TERMINATED*	SIP	1682
END	SIP	1683

SUBROUTINE UNLOAD	SIM	1684
INTEGER A(24), CHAN, CODE, COMPRES(24,2), DD, E(24), EN, F(4), FC	SIM	1685
INTEGER M(18), CM, CUE, SPACE, R(24,4), REGIST, REGISTR, RI, RK	SIM	1686
INTEGER S3(3), SECT, SIGNAL, U, V(24,4), VI, WK, X(19,19), XI	SIM	1687
INTEGER Y(24,12), YI, ZERO, DISPOSE	SIM	1688
COMMON A, CHAN, CODE, COMPRES, DD, E, EN, F, FC, M, I(24), IREG	SIM	1689
COMMON L(24), M(126,21), N(24), P(24), RFLAG, RUM, SLOP(72), PHASE	SIM	1690
COMMON S3, SIGNAL, S, REGIST, REGISTR, RI, RK, SECT, U, V, VI, WK	SIM	1691
COMMON X, XI, Y, YI, DISPOSE	SIM	1692
COMMON/4/DATA/ ON, ZERO, ONE, KRES(18), NY(27), NPLANV, NCOMP2,	SIM	1693
1 XLAPEM, XFAREM, XIAES	SIM	1694
NUM=C	SIM	1695
DO 1 I1=1,11	SIM	1696
IF(CHAN.EQ.(21+I1)) GO TO (5,15,15,23,25,35,45,55,65,75,75) I1	SIM	1697
1 CONTINUE	SIM	1698
I2=N(SECT,CHAN)	SIM	1699
GO TO 37	SIM	1700
5 I2=MOD(SECT-1,4)+1	SIM	1701
I2=F(I2)	SIM	1702
GO TO 37	SIM	1703
10 I2=MOD(SECT-1,15)+1	SIM	1704
I2=N(I2)	SIM	1705
GO TO 38	SIM	1706
15 I2=MOD(SECT-1,3)+1	SIM	1707
I2=F(I2)	SIM	1708
GO TO 37	SIM	1709
20 I2=U	SIM	1710
GO TO 37	SIM	1711
25 DO 20 I1=1,24	SIM	1712
30 M(I1)=L(I1)	SIM	1713
GO TO 110	SIM	1714
25 DO 40 I1=1,24	SIM	1715
40 N(I1)=L(I1)	SIM	1716
45 GO TO 110	SIM	1717
50 IF(VI.EQ.1) NUM=1	SIM	1718
I2=MOD(SECT-1,4)+1	SIM	1719
DO 55 I1=1,24	SIM	1720
55 M(I1)=V(I1,I2)	SIM	1721
GO TO 92	SIM	1722
60 IF(RK.EQ.1) NUM=1	SIM	1723
I2=MOD(SECT-1,4)+1	SIM	1724
DO 65 I1=1,24	SIM	1725
65 M(I1)=R(I1,I2)	SIM	1726
GO TO 92	SIM	1727
70 I2=MOD(SECT-1,15)+1	SIM	1728
I2=MOD(I2+3,15)	SIM	1729
I2=N(I2)	SIM	1730
GO TO 92	SIM	1731
75 I2=MOD(SECT-1,3)+1	SIM	1732
I2=MOD(I2+4,3)	SIM	1733
I2=F(I2)	SIM	1734
80 IF(I2.EQ.NINES) GO TO 115	SIM	1735
DO 85 I1=1,24	SIM	1736
M(I1)=S3(I2,ONE)	SIM	1737
85 I2=SHIFT(I2,-1)	SIM	1738
90 IF(MUM.EQ.1) GO TO 95	SIM	1739
GO TO 115	SIM	1740
95 DO 105 I1=1,24	SIM	1741
IF(M(I1).EQ.ONE) GO TO 105	SIM	1742
M(I1)=ONE	SIM	1743
GO TO 105	SIM	1744
100 M(I1)=ZERO	SIM	1745
105 CONTINUE	SIM	1746
110 IF(IREG.EQ.1) RETURN	SIM	1747
IF(REGIST.EQ.2) RETURN	SIM	1748
REGIST=REG(4)	SIM	1749
CALL MSG2	SIM	1750
RETURN	SIM	1751
115 IF(IRES.EQ.1) GO TO 125	SIM	1752
WRITE(5,175)	SIM	1753
WRITE(4,175)	SIM	1754
120 XLAPE=1	SIM	1755
RETURN	SIM	1756
125 WRITE(6,175)	SIM	1757
WRITE(4,175)	SIM	1758
GO TO 120	SIM	1759
130 FORMAT(' OPERAND ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED')	SIM	1760
135 FORMAT(' INSTRUCTION ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED')	SIM	1761
1)	SIM	1762
END	SIM	1763

SUBROUTINE FLAGSTC	SIP	1764
INTEGER N(24), CMAN, CODE, COMPES(24,2), DO, E(3), EN, F(4), FC	SIN	1765
INTEGER M(15), OK, ONE, PHASE, R(24,4), REGIST, REGISTR, RI, RK	SIN	1766
INTEGER SE(2), SECT, SIGNAL, U, V(24,6), VI, VK, X(19,12), XI	SIN	1767
INTEGER Y(24,13), YI, ZERO, DISPOSE	SIN	1768
COMMON A, CMAN, CODE, COMPES, EN, E, EN, F, FC, N, I(24), IREG	SIN	1769
COMMON L(24), M(120,21), N(24), ACOL, KFLAG, KUN, NNO-D(72), PHASE	SIN	1770
COMMON SE, SIGNAL, R, REGIST, REGISTR, RI, RK, SECT, U, V, VI, VK	SIN	1771
COMMON X, XI, Y, YI, DISPOSE	SIN	1772
COMMON/4/DATA/ OK, ZERO, ONE, KREG(12), M(27), MELANK, NCOMPB,	SIN	1773
1 XLFREN, XSPAREN, XINES	SIN	1774
MU=4*S2(2)+2*S3(2)+S2(1)+1	SIN	1775
IF(CODE.NE.22) GO TO 2	SIN	1776
IF(CMAN.NE.21.AND.CMAN.NE.22.AND.CMAN.NE.23.AND.CMAN.NE.24) GO TO 2	SIN	1777
IF(MU.EQ.6) GO TO 25	SIN	1778
WRITE(6,115)	SIN	1779
WRITE(6,115)	SIN	1780
IFLAG=1	SIN	1781
RETURN	SIN	1782
2 GO TO (1,5,13,15,21,25,25,46) MUN	SIN	1783
1 IF(SIGNAL.EQ.2.AND.REGISTR.EQ.1) WRITE(6,108)	SIN	1784
RETURN	SIN	1785
5 CMAN=22	SIN	1786
GO TO 45	SIN	1787
10 WRITE(6,115) (I(25-I1), I1=1,24)	SIN	1788
RETURN	SIN	1789
15 CMAN=21	SIN	1790
IF(SIGNAL.EQ.1.AND.REGISTR.EQ.1) WRITE(6,119)	SIN	1791
GO TO 45	SIN	1792
20 CMAN=24	SIN	1793
GO TO 45	SIN	1794
25 DO 25 I1=1,24	SIN	1795
30 L(I1)=A(I1)	SIN	1796
IF(REGISTR.EQ.3) RETURN	SIN	1797
REGIST=REG(2)	SIN	1798
CALL FE2	SIN	1799
RETURN	SIN	1800
25 CMAN=23	SIN	1801
GO TO 45	SIN	1802
40 CMAN=25	SIN	1803
45 CALL L03	SIN	1804
RETURN	SIN	1805
100 FORMAT(FLAGGED INSTRUCTION STOP CODE - 10LE0)	SIN	1806
105 FORMAT(FLAGGED INSTRUCTION TELEMETRY SIGNAL - *,4(BC1,1))	SIN	1807
110 FORMAT(FLAGGED INSTRUCTION STOP IN "NO STORAGE" CHANNEL)	SIN	1808
115 FORMAT(FLAGGING IS ALLOWED ONLY IN L-250 WHEN STORE INSTRUCTION	SIN	1809
1 IS TO CMAN SE, F, N, O? E-LOOPS - (SERIAL TERMINATED)	SIN	1810
END	SIN	1811

```

SUBROUTINE DISPLAY
INTEGER I(24), CMX, CODE, CORR(24,2), DD, E(3), EN, F(6), FC
INTEGER H(16), G, C, PHASE, R(24,4), REGIST, REGIST, Y, Z
INTEGER SP(7), SECT, SIGNAL, U, V(24,4), VI, VK, X(19,19), XI
INTEGER Y(24,19), YI, ZERC, ZER(12), ZDISPSE
COMMON A, CMX, CODE, CORR, CO, E, EN, F, FC, H, I(24), INES
COMMON L(24), M(128,24), N(24), NCCL, NFLAG, NUN, NWORD(72), PHASE
COMMON S, SIGNAL, P, REGIST, REGIST, RI, R, SECT, U, V, VI, VK
COMMON X, XI, Y, YI, ZDISPSE
COMMON/MDATA/ DD, Z=0, CNE, NREG(18), NU(27), NLANC, NCOMP,
1 NLPAREN, NPAREN, NINES
ENTRY REG2
DO 1 I1=1,16
IF(CORR(I1,20).NE.0) GO TO 5
1 CONTINUE
RETURN
5 IF(CORR(I1,20).EQ.0) GO TO(10,15,20,25,30,40,50,60,70,75) I1
RETURN
10 WRITE(5,112) (I(25-I1),I1=1,24)
RETURN
15 WRITE(5,115) (L(25-I1),I1=1,24)
RETURN
20 WRITE(5,120) (Y(25-I1),I1=1,24)
RETURN
25 WRITE(5,125) (YI(25-I1),I1=1,24)
RETURN
30 I2=0
DO 35 I1=1,24
CORR(I1)=X(I2,CNE)
35 I2=SHIFT(I2,-1)
WRITE(5,130) (CORR(25-I1),I1=1,24)
RETURN
40 I2=CO(SECT-1,4)+1
I3=F(I2)
DO 45 I1=1,24
CORR(I1)=X(I3,CNE)
45 I2=SHIFT(I3,-1)
I3=I2-1
WRITE(5,135) I3, (CORR(25-I1),I1=1,24)
RETURN
50 I2=CO(SECT-1,3)+1
I3=E(I2)
DO 55 I1=1,24
CORR(I1)=X(I3,CNE)
55 I2=SHIFT(I3,-1)
I3=I2-1
WRITE(5,140) I3, (CORR(25-I1),I1=1,24)
RETURN
60 I2=CO(SECT-1,15)+1
I3=N(I2)
DO 65 I1=1,24
CORR(I1)=X(I3,CNE)
65 I2=SHIFT(I3,-1)
I3=I2-1
WRITE(5,145) I3, (CORR(25-I1),I1=1,24)
RETURN
70 I2=CO(SECT-1,4)+1
I3=I2-1
WRITE(5,150) I3, (Y(25-I1,I2),I1=1,24)
RETURN
75 I2=CO(SECT-1,4)+1
I3=I2-1
WRITE(5,155) I3, (YI(25-I1,I2),I1=1,24)
RETURN
ENTRY REG1
DO 80 I1=1,13
REG(I1)=0
REGIST=0
DO 85 I2=1,72
IF(CORR(I1,20).NE.0) GO TO 90
85 CONTINUE
WRITE(5,160) (REG(I1),I1=1,72)
WRITE(5,165) (REG(I1),I1=1,72)
NCOL=I1
RETURN
90 NCOL=I1
95 NCOL=NCOL+1
IF(NCOL.GT.72) RETURN
IF(CORR(NCOL,20).NE.0) CR,NWORD(NCOL),EN,NLANC GO TO 95
IF(CORR(NCOL,20).EQ.0) RETURN
DO 100 I1=1,16
IF(CORR(NCOL,20).NE.0) GO TO 105

```

SIP 1812
SIP 1813
SIP 1814
SIP 1815
SIP 1816
SIP 1817
SIP 1818
SIP 1819
SIP 1820
SIP 1821
SIP 1822
SIP 1823
SIP 1824
SIP 1825
SIP 1826
SIP 1827
SIP 1828
SIP 1829
SIP 1830
SIP 1831
SIP 1832
SIP 1833
SIP 1834
SIP 1835
SIP 1836
SIP 1837
SIP 1838
SIP 1839
SIP 1840
SIP 1841
SIP 1842
SIP 1843
SIP 1844
SIP 1845
SIP 1846
SIP 1847
SIP 1848
SIP 1849
SIP 1850
SIP 1851
SIP 1852
SIP 1853
SIP 1854
SIP 1855
SIP 1856
SIP 1857
SIP 1858
SIP 1859
SIP 1860
SIP 1861
SIP 1862
SIP 1863
SIP 1864
SIP 1865
SIP 1866
SIP 1867
SIP 1868
SIP 1869
SIP 1870
SIP 1871
SIP 1872
SIP 1873
SIP 1874
SIP 1875
SIP 1876
SIP 1877
SIP 1878
SIP 1879
SIP 1880
SIP 1881
SIP 1882
SIP 1883
SIP 1884
SIP 1885
SIP 1886
SIP 1887
SIP 1888
SIP 1889
SIP 1890
SIP 1891
SIP 1892
SIP 1893

110	CONTINUE	SIX	1896
	WRITE (5,164) WORDS(NGOL)	SIX	1895
	WRITE (4,155) WORDS(NGOL)	SIX	1896
	GO TO 95	SIX	1897
115	REG(12)=1	SIX	1898
	REGIST=1	SIX	1899
	GO TO 95	SIX	1900
120	FORMAT(2(24-1) = *,*(301,1X))	SIX	1901
125	FORMAT(1(24-1) = *,*(301,2X))	SIX	1902
130	FORMAT(3(24-1) = *,*(301,3X))	SIX	1903
135	FORMAT(4(24-1) = *,*(301,4X))	SIX	1904
140	FORMAT(5(24-1) = *,*(301,5X))	SIX	1905
145	FORMAT(6(21,*,24-1) = *,*(301,1X))	SIX	1906
150	FORMAT(7(21,*,24-1) = *,*(301,2X))	SIX	1907
155	FORMAT(8(12,*,24-1) = *,*(301,2X))	SIX	1908
160	FORMAT(9(21,*,24-1) = *,*(301,1X))	SIX	1909
165	FORMAT(10(21,*,24-1) = *,*(301,1X))	SIX	1910
168	FORMAT(REGISTER DISPLAY REQUEST IS INVALID - *,*241)	SIX	1911
169	FORMAT(14 ,A1, IS NOT A VALID REGISTER DISPLAY REQUEST)	SIX	1912
	END	SIX	1913

SUBROUTINE MEXDZY	SIM	1916
INTEGER A(24), CNAM, CODE, COMRES(24,2), DD, E(4), EM, F(4), FC	SIM	1915
INTEGER H(16), CK, DIF, PHASE, P(24,4), REGIST, REGISTQ, RI, SK	SIM	1916
INTEGER S(2), SECT, SIGNAL, U, V(24,4), VI, VK, X(19,13), XI	SIM	1917
INTEGER Y(24,13), YE, ZCRG, DISPOSE	SIM	1918
COMMON A, CNAM, CODE, COMRES, DD, E, EM, F, FC, H, I(24), IFCG	SIM	1919
COMMON L(24), M(12,2), N(24), NCCL, NPLAS, NUP, NMODS(72), PHASE	SIM	1920
COMMON S, SIGNAL, R, REGIST, REGISTQ, RI, RK, SECT, U, V, VI, VK	SIM	1921
COMMON X, XI, Y, YE, DISPOSE	SIM	1922
COMMON/MDATA/ CN, ZED, CKE, KREG(15), M(27), MELANK, MCOMPA,	SIM	1923
1 NLFAC, NKPACN, NIKES	SIM	1924
WRITE(5,103)	SIM	1925
NUL=700	SIM	1926
1 NCCL=NCCL+1	SIM	1927
IF(NCCL.EQ.72) GO TO 55	SIM	1929
IF(MOD(MCCL).EQ.NPLAS) GO TO 5	SIM	1929
IF(MOD(MCCL).EQ.NPLAS) GO TO 55	SIM	1930
GO TO 1	SIM	1931
5 IF(MOD(MCCL+1).EQ.NPLAS) GO TO 15	SIM	1932
15 NCCL=NCCL+1	SIM	1933
IF(NCCL.EQ.72) GO TO 29	SIM	1934
IF(MOD(MCCL).EQ.NPLAS) GO TO 28	SIM	1935
IF(MOD(MCCL).EQ.NPLAS) GO TO 28	SIM	1936
GO TO 19	SIM	1937
25 NCCL=NCCL+1	SIM	1938
IF(NCCL.EQ.72) GO TO 55	SIM	1939
IF(MOD(MCCL).EQ.NPLAS) GO TO 55	SIM	1940
IF(MOD(MCCL).EQ.NPLAS) GO TO 55	SIM	1941
GO TO 15	SIM	1942
27 IF(DISPOSE.EQ.VK(16)) GO TO 87	SIM	1943
DO 52 I3=1,21	SIM	1944
CODE=ZERO	SIM	1945
DO 45 I2=1,12,2	SIM	1946
IF(M(I2,I3).EQ.VK(15).AND.(I2+1,I3).EQ.NIKES) GO TO 45	SIM	1947
GO 46 I1=1,2	SIM	1948
PHASE=V(I1+I2-1,I3)	SIM	1949
IF(PHASE.EQ.NIKES) GO TO 29	SIM	1950
GO 25 I4=1,24	SIM	1951
COMRES(I4,I3)=470(PHASE,CWE)	SIM	1952
25 PHASE=5+IFT(PHASE,-1)	SIM	1953
GO TO 45	SIM	1954
29 DO 25 I4=1,24	SIM	1955
COMRES(I4,I3)=77777777	SIM	1956
45 CONTINUE	SIM	1957
NUL=I5+1,5) NUL, CODE, ((COMRES(25-I4,I3),I4=1,24),I1=1,2)	SIM	1958
45 CODE=CODE+222	SIM	1959
47 NUL=NUL+222	SIM	1960
NUL=I6+1,118)	SIM	1961
RETURN	SIM	1962
50 IF(DISPOSE.EQ.VK(16)) GO TO 30	SIM	1963
DO 75 I3=1,21	SIM	1964
CODE=ZERO	SIM	1965
DO 70 I2=1,12,2	SIM	1966
IF(M(I2,I3).EQ.VK(15).AND.(I2+1,I3).EQ.NIKES.AND.(I2+2,I3).EQ.	SIM	1967
1 NIKES.AND.(I2+2,I3).EQ.NIKES) GO TO 75	SIM	1968
DO 65 I1=1,4	SIM	1969
IF(M(I1+I2-1,I3).EQ.NIKES) GO TO 69	SIM	1970
COMRES(I1)=V(I1+I2-1,I3)	SIM	1971
GO TO 65	SIM	1972
65 COMRES(I1)=77777777	SIM	1973
65 CONTINUE	SIM	1974
NUL=I7+1,115) NUL, CODE, ((COMRES(25-I4,I3),I4=1,24),I1=1,4)	SIM	1975
70 CODE=CODE+242	SIM	1976
75 NUL=NUL+222	SIM	1977
WRITE(5,118)	SIM	1978
RETURN	SIM	1979
80 DO 87 I3=1,21	SIM	1980
CODE=ZERO	SIM	1981
DO 45 I2=1,12,2	SIM	1982
IF(M(I2,I3).EQ.VK(15).AND.(I2+1,I3).EQ.NIKES.AND.(I2+2,I3).EQ.	SIM	1983
1 NIKES.AND.(I2+2,I3).EQ.NIKES) GO TO 85	SIM	1984
GO 83 I1=1,4	SIM	1985
PHASE=V(I1+I2-1,I3)	SIM	1986
IF(PHASE.EQ.NIKES) GO TO 82	SIM	1987
DO 81 I4=1,24	SIM	1988
COMRES(I4,I3)=470(PHASE,CWE)	SIM	1989
81 PHASE=5+IFT(PHASE,-1)	SIM	1990
GO TO 84	SIM	1991
82 DO 83 I4=1,24	SIM	1992
COMRES(I4,I3)=77777777	SIM	1993
84 CONTINUE	SIM	1994
NUL=I8+1,6) NUL, CODE, ((COMRES(25-I4,I3),I4=1,24),I1=1,4)	SIM	1995

55 CODE=CODE+249	SIN	1996
57 MUM=NUM+229	SIN	1997
WRITE(6,119)	SIN	1998
RETURN	SIN	1999
60 DO 97 I3=1,21	SIN	2580
CODE=7530	SIN	2581
90 95 I2=1,125,9	SIN	2582
IF(I=I2,I3).EQ.NINES.GOTO 1(I2+1,I3).EQ.NINES.GOTO 1(I2+2,I3).EQ.	SIN	2583
1 NINES.GOTO 1(I2+3,I3).EQ.NINES.GOTO 1(I2+4,I3).EQ.NINES.GOTO	SIN	2584
2 1(I2+5,I3).EQ.NINES.GOTO 1(I2+6,I3).EQ.NINES.GOTO 1(I2+7,I3)	SIN	2585
3 .EQ.NINES) GO TO 95	SIN	2586
90 93 I1=1,8	SIN	2587
IF(I=I1+I2-1,I3).EQ.1(MOD) GO TO 61	SIN	2588
GO TO 93	SIN	2589
61 M(I1+I2-1,I3)=77777777	SIN	2590
CONTINUE	SIN	2591
WRITE(6,119) MUM,CODE,(M(I1+I2-1,I3),I1=1,8)	SIN	2592
95 CODE=CODE+169	SIN	2593
97 MUM=NUM+229	SIN	2594
WRITE(6,119)	SIN	2595
RETURN	SIN	2596
100 FORMAT(/, ' ** MEMORY DUMP **', //, ' WHEN SECT=,')	SIN	2597
105 FORMAT(14,,1X,02,2X,07,2X,21601,1X,09C,2X,401,1X,001,2X)	SIN	2598
110 FORMAT(14,,1X,02,2X,07,2X,41601,1X,011,1X,001,2X,001,2X)	SIN	2599
115 FORMAT(' END OF MEMORY DUMP **', //, ' (POSITIONS OF MEMORY ARE LISTED	SIN	2600
120 CONTAIN TO INDICATE PRODUCT BY THE PRESENT PROGRAM ONLY' /	SIN	2601
2//	SIN	2602
125 FORMAT(14,,1X,02,2X,07,2X,4173,001)	SIN	2603
130 FORMAT(14,,1X,02,2X,07,2X,4173,001)	SIN	2604
END	SIN	2605

GE/EE/72-7

Appendix B

D17B Instruction Set

and

D17B Load Codes

D17B Instruction Set

<u>CODE</u>	<u>DESCRIPTION</u>	<u>NUMERIC CODE</u>	<u>WORD TIMES</u>
ADD	Add	64 0, s	1
ALS	Accumulator Left Shift	00 22, s	s+1
ANA	Logical And to Accumulator	40 42, s	1
ARS	Accumulator Right Shift	00 32, s	s+1
BOA	Binary Output A	40 10, s	1
BOB	Binary Output B	40 12, s	1
BCC	Binary Output C	40 02, s	1
CLA	Clear and Add to Accumulator	44 c, s	1
COA	Character Output A	00 40, s	s+1
COM	Complement	40 46, s	1
DIA	Discrete Input A	40 52, s	1
DIB	Discrete Input B	40 50, s	1
DOA	Discrete Output A	40 26, s	1
EFC	Enter Fine Countdown	40 62, s	1
HFC	Halt Fine Countdown	40 60, s	1
HPC	Halt and Proceed	40 22, s	1
LFR	Load Phase Register	40 7-, s	1
MIN	Minus Magnitude	40 44, s	1
MPC	Multiply Modified	34 c, s	13
KPY	Multiply	24 c, s	13
RSD	Reset Detector	40 20, s	1
SAD	Split Add	60 c, s	1
SAL	Split Accumulator Left Shift	00 20, s	s+1
SAR	Split Accumulator Right Shift	00 30, s	s+1
SCL	Split Compare and Limit	04 c, s	2
SLL	Split Left Word Left Shift	00 24, s	s+1
SLR	Split Left Word Right Shift	00 34, s	s+1
SMK	Split Multiply Modified	30 c, s	7
SMP	Split Multiply	20 c, s	7
SRL	Split Right Word Left Shift	00 26, s	s+1
SRR	Split Right Word Right Shift	00 36, s	s+1
SSU	Split Subtract	70 c, s	1
STC	Store Accumulator	54 c, s	1

D17B Instruction Set (cont'd)

<u>CODE</u>	<u>DESCRIPTION</u>	<u>NUMERIC CODE</u>	<u>WORD</u>	<u>FILES</u>
SUB	Subtract	74 c,s		1
TNI	Transfer on Minus	10 c,s		1
TRA	Transfer	50 c,s		1
VOA	Voltage Output A	40 30,s		1
VOB	Voltage Output B	40 32,s		1
VOC	Voltage Output C	40 34,s		1

D17B Load Codes

- HALT** - This load code causes the D17B to stop accepting data and enter the program halt mode. The manual halt mode will be entered if the compute switch is set at the Halt position.
- COMPUTE** - This code causes the computer to go to the manual halt mode of noncompute. The compute mode will be entered if the compute switch is set at the Run or Single position.
- FILL** - This load code "0" sets the fill/verify flipflop (0₃).
- VERIFY** - This load code "1" sets the fill/verify flipflop (0₃).
- LOCATE** - This code causes the contents of the Lower Accumulator to be shifted into the Instruction Register.
- CLEAR** - This code clears the Lower Accumulator by filling it with all zeros.
- DELETE** - This code causes no action.
- ENTER** - The action produced by this code depends upon the setting of the fill/verify flipflop. When this code is first deciphered, the contents of the Lower Accumulator is transferred into the Accumulator.

If O_3 is "0" set, then the contents of the Accumulator is stored in the memory location addressed by the Instruction Register.

If O_3 is "1" set, then the contents of the Accumulator is compared with the contents of the memory location addressed by the Instruction Register.

The last action of this load code is to increment the Instruction Register by one.

4-5 -

Appendix C

Figures for Interpreting
Binary, Discrete, and Voltage Outputs




Fig. 12. Discrete Outputs (Ref 4:TR-8)




Fig. 13. Binary Outputs (Ref 5:57)




Fig. 14. Voltage Output Scheme (Ref 5:56)

GE/EE/72-7

Appendix D

Instructions for Using
the D17B Computer Simulation Program
at AFIT

Foreword to Appendix D

A software simulation program has been written which simulates the functions of the Minuteman D17B computer. The structure and organization of this simulation program is described in chapter II of this thesis. The D17B simulation language is presented in chapter III, chapter IV contains a listing of the error statements of the simulation program, and chapter V is made up of example programs which were run on the simulated computer.

This appendix contains information for using the D17B computer simulation program at APIT. Procedures are given for accessing the simulation program from a teletype terminal. Information concerning the use of program tapes and external program files is also included. A condensed version of the D17B simulation language is given followed by the listing of a method for creating a shortened version of the simulation language.

Procedures for Using the
D17B Computer Simulation Program at AFIT

The D17B computer simulation program was written to be used from a teletype terminal. Procedures for operating a teletype terminal are contained in the Intercom 2 Reference Manual (Ref 3).

The simulation program is available on the CDC 6600 Computer System as a permanent file. MHSIMULATION is the permanent file name. Only one version of the program exists so a cycle number need not be specified when attaching the permanent file. However, the program was catalogued as CY=1. The simulation program requires less than 40% of memory to execute on the 6600 system. The majority of programs run on the simulation program require less than 5 seconds of central processor time.

Operation from a Teletype Terminal. To access the simulation program from the teletype terminal requires the user to LOGIN with the 6600 computer. Procedures for doing this are contained in the Intercom 2 Reference Manual (Ref 3: Chap. 3, p. 3). After login has been successfully completed the teletype prints out

COMMAND-

The user will respond with

ATTACH,HEAV,HSIMULATION,FR=1.

to make the simulation program available for his use. The system will respond to this request by typing the time and

GE/EE/72-7

the attach request followed by

COMMAND-

The user must decide if he wants the output to be printed at the teletype or if he wants to dispose the output to the batch terminal line printer. If output is to be printed by the teletype the user should respond to the command with

CONNECT, INPUT, OUTPUT.

If output is to be disposed to the high speed printer the user should respond with

CONNECT, INPUT, TAPE4.

The system will process this request and the teletype will print the following:

COMMAND-

The user should respond with

HAHA.

which puts the simulation program into execution. During execution of his data the user should respond to any messages that appear at the teletype. When the user has finished running programs he should exit the simulation program by specifying IE(OFF) and respond to the message:

"TO RUN ANOTHER PROGRAM TYPE 'RUN'; TO STOP TYPE

'HALT' -

by typing

HAHA

The system responds with the message

"END OF PROGRAM"

GE/EE/72-7

and prints the amount of execution time used. This will be followed by

COMMAND-

If output is to be disposed to the batch terminal line printer, the user should respond with

DISPOSE, OUTPUT, P2-ET7.

followed by the LOGOUT procedures contained in the Intercom 2 Reference Manual (Ref 3:Chap. 3, p. 3-6).

If output is not to be disposed to the line printer, then the user should follow the procedures for LOGOUT.

Using Program Tapes. Program tapes can supply data to the simulation program. The data on these tapes is entered by the tape reader located at each teletype terminal. The program tapes can also be punched at the teletype terminal. Procedures for punching and reading of program tapes is contained in the Intercom 2 Reference Manual (Ref 3:Chap. 2, P. 7-9).

Program tapes which will also be run on the D173 computer must be written using the ASCII representation described in chapter III of this thesis. Blanks, line feeds, and carriage returns are ignored by the D173 computer tape reader, so these symbols can be punched on the tapes. This allows the program tapes which will be run on the D173 computer to also be executed by the simulation program.

Using External Files. Two files can be established in the CDC 6600 computer which will supply data in the ASCII representation to the simulation program. The files must have the names of TAPE2 or TAPE3. They can be created at the teletype by entering SETUP when the teletype prints

COMMAND-

The user responds with

SETUP.

The teletype will process this command and print back

NEW OR OLD FILE--

The user should type

NEW/TAPE2 or NEW/TAPE3

The teletype will respond with

READY.

The user can proceed to write a program in ASCII representation. Each line of the program must be preceded by a line number. Procedures for creating programs in SETUP are contained in the INTERCON 2 Reference Manual (Ref 3:Chap. 4). The last symbol supplied must be the letter "H". This symbol signifies the end of the program. Also the SAVE directive should always be given at the end of a program.

To use the program created on TAPE2 or TAPE3, the user must provide an argument to the simulation program command KMAN. KMAN(2) will result in the reading of the data on TAPE2. KMAN(3) causes the simulation program to read the data from TAPE3. An example in which data is read from TAPE2 is as follows:

GE/EE/72-7

(ENTER PROGRAM)

PR(OH) MR(OH) EM(OH) PS(OH) MHAN(2)

NR(OH) K(RUH)

PR(OFF)

D17B Counter Simulation Program Language. A listing of the simulation language is as follows:

Octal numbers - 0, 1, 2, 3, 4, 5, 6, 7

Binary numbers - 0, 1

Load Codes - HALT, LOCATION, FILL, VERIFY
COMPUTE, ENTER, CLEAR, DELETE

When OCTAL is specified, input must be in Octal representation. When BINARY is specified, input must be in Binary representation. When MHAN is specified, input must be in ASCII representation. (Default is OCTAL)

	<u>Octal Representation</u>	<u>Binary Representation</u>	<u>ASCII Representation</u>
Numbers -	0	10000	0
	1	00001	1
	2	00010	2
	3	10011	3
	4	00100	4
	5	10101	5
	6	10110	6
	7	00111	7
Load Codes -	HALT	01000	8
	LOCATION	11001	9
	FILL	11010	Z
	VERIFY	01011	;
	COMPUTE	11100	<
	ENTER	01101	=

CLEAR	01110	^
DELETE	11111	?

<u>Switch Name</u>	<u>Mnemonic(Setting)</u>
Switches - Timing Signal	T(OH)
Power On/Off Switch	PO(OH), PO(OFF)
Initiate Load Switch	IS(OH)
Master Reset Switch	MR(OH)
Cold-Storage Write Switch	ES(OH), ES(OFF)
Discrete Switch	DD(OH), DD(OFF)
Mechanical Input Switch	IN(OH)

(Default of these switches is OFF)

Compute Mode Switch	K(HALT), K(SINGLE), K(RUN)
---------------------	-------------------------------

(Default of this switches is HALT)

Display - A binary output listing of any of the following registers or loops will be given whenever its contents changes, if it appears as the argument of the REGISTER command:

<u>Mnemonic</u>	<u>Register or Loop</u>
A	Accumulator
I	Instruction Register
L	Lower Accumulator
N	Number Register
F	F-loop
E	E-loop
H	H-loop
U	U-loop
V	V-loop
R	R-loop

Example: REGISTER(A,I,L,N)
REGISTER(ALLNEFUVRS)

(No. of arguments can vary from 0 to 10 and must be one of those given above)

The contents of memory will be given as output whenever a MEMORY command is given:

MEMORY(OCTAL) Memory dump will be given in Octal.

MEMORY(BINARY) Memory dump will be given in Binary.

(Default is OCTAL)

Discrete Inputs - X(19 bits as argument)

Y(24 bits as argument)

Example: X(1 000 000 101 111 110)

Y(111000111000111000111000)

Incremental Inputs - V(24 bits as argument)

R(24 bits as argument)

Example: V(0000 0001 0010 0011 0100 0101)

R(00001111 11110000 10101010)

Miscellaneous -

SIGNAL - Each time SIGNAL is used, it flips the representation from 0 to 1 or 1 to 0. SIGNAL is 0 at the beginning of the program run. When SIGNAL is 1, the modes of the computer will be traced.

EXECUTE(XXX) - No. of execution cycles in the compute mode can be specified.

Example: EXECUTE(0010) 10 executions

EXECUTE(9999) 9999 executions

EXECUTE(0250) 250 executions

(Default is 50 executions)

DR - DR flipflop is "1" set.

VK(0) - VK flipflop is "0" set.

VK(1) - VK flipflop is "1" set.

BK(0) - BK flipflop is "0" set.

BK(1) - BK flipflop is "1" set.

REINITIALIZE - Memory is initialized, binary output flipflops are set to +1, and discrete input counters are set to zero.

Shortened Version of Simulation Language. The following listing contains the simulation language words which can be shortened, the interpreting letters, and an example of a shortened version:

<u>Simulation Language words which can be Shortened</u>	<u>Interpreting Letters</u>	<u>Example of a Shortened Version</u>
HALT	H	HALT
LOCATION	L	LCC
FILL	FI	FILL
VERIFY	V	VER
COMPUTE	CO	COM
ENTER	EN	EN
CLEAR	CL	CL
DELETE	DE	DEL
OCTAL	O	OCT
BINARY	B	BIN
HEX	HE	HEX
SINGLE	S	SING
RUN	R	RUN
REGISTER(Arg)	RE(Arg)	REG(Arg)
MEMORY(BINARY)	ME(B)	MEM(B)
MEMORY(OCTAL)	ME(O)	MEM(O)
SIGNAL	S	SIG
EXECUTE(Arg)	EX(Arg)	EXEC(Arg)
REINITIALIZATION	REI	REINIT