Part Number 0285-0229 April 1984

4500 Digital Storage Oscilloscope Service Manual

Gould Inc., Design & Test Systems Division 4600 Old Ironsides Drive Santa Clara, CA (408) 988-6800 TWX/TELEX # 910-338-0256

Copyright © 1984. No part of this publication may be reproduced without written permission from Gould, Inc., Design and Test Systems Division. Printed in U.S.A.

PREFACE

WARNING:

This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instructions in this manual, may cause interference to radio communications. As temporarily permitted by regulation, it has not been tested for devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user at this own expense will be required to correct the interference.

The following procedures may help to alleviate the radio or television interference problems:

- 1. Reorient the antenna of the receiver receiving the interference.
- 2. Relocate the equipment causing the interference with respect to the receiver (move or change relative position).
- 3. Reconnect the equipment causing the interference into a different outlet so the receiver and the equipment are connected to different branch circuits.
- 4. Remove the equipment from the power source.

NOTE:

The user may find the following booklet prepared by the FCC helpful: How to Identify and Resolve Radio-TV Interference Problems. This booklet is available from the U.S. Printing Office, Washington, D.C. 20402. Stock No. 004-000-00345-4.

PREFACE (CONTINUED)

This manual provides specifications, detailed theory of operation, calibration, and alignment procedures for the 4500 Digital Storage Oscilloscope. This manual was written for use by technicians and field service personnel experienced in the alignment and calibration of complex electronic equipment.

The material in this manual is up to date at the time of publication, but is subject to change without notice.

Copies of this publication and other Gould, Inc., Design and Test Systems Division publications may be obtained from the Gould sales office or distributor serving your locality.

RELATED PUBLICATIONS

4500 Digital Storage Oscilloscope Users Manual, Publication Number 0285-0212-10

For assistance with the product, please call Gould, Inc., Design and Test Systems Division customer service on the toll-free, hot-line numbers listed below:

National (800) 538-9320/9321

California (800) 662-9231

TABLE OF CONTENTS

		•	Page
· ·			
CHAPTER I GENERAL INFORMA	FION		1-1
INTRODUCTIONGENERAL DESCRIPTION		• • • • • • • • • • • • •	1-1
GENERAL DESCRIPTION	, 	• • • • • • • • • • • • • •	1-1
FEATURES OF THE 4500			1-3
SPECIFICATIONS	,		1-4
- 			
CHAPTER 2 PERFORMANCE VER	IFICATION		2 - 1
INTRODUCTION			2-1
INTRODUCTIONRECOMMENDED TEST EQUIPME	NT		2_1
PERFORMANCE VERIFICATION	PROCEDURE		
Instrument Warmup	*	••••••	2_2
Initiating Self Test.	• • • • • • • • • • • • •	• • • • • • • • • • • • • •	2_3
Sweep and Record Self	Toct	• • • • • • • • • • • • • •	2_3
Trigger Self Test	1630	• • • • • • • • • • • • • • •	2 2
Attenuator Self Test.	• • • • • • • • • • • • • • •	• • • • • • • • • • • • • • •	2 2
Channel A ADC Self To	• • • • • • • • • • • • •	••••••	2.4
Channel A ADC Self Te	St	• • • • • • • • • • • • • •	
Channel A DNL Self Te	St	• • • • • • • • • • • • • • • •	2-4
Channel B ADC Self Te	St	• • • • • • • • • • • • • •	2-4
Channel B DNL Self Te	St.	• • • • • • • • • • • • • • •	
AUTO CAL Self Test	• • • • • • • • • • • •	• • • • • • • • • • • • • • • •	2-5
Keyboard Self Test	• • • • • • • • • • • •	• • • • • • • • • • • • • • • •	2-5
MPU/CRT Self Test	•••••	• • • • • • • • • • • • • • • •	2-6
'Input Impedance	• • • • • • • • • • • • •	• • • • • • • • • • • • • •	2-6
Front Panel Test Poin			
Input Noise and Offse			
Channel A Input Coupl	ing, Trigger C	oupling, and Ir	rigger Slope2-9
Channel B Input Coupl			
External Trigger Cöup			
Trigger Filtering			
Line Triggering			
Manual Triggering			
Input Bandwidth			2-13
Channel Isolation	• • • • • • • • • • • •		2-14
Plotter Outputs			
Trigger Output			2-15
Clock Output			
Clock Gate Input	• • • • • • • • • • • •		2-16
Display Intensity Con			
CMOS Memory Data Rete	ntion Test		2-16
Floppy Disk Drive			2-17
Interface Option Test	S		2-19
2.100, 1400 option 1400			
CHAPTER 3 DIAGNOSTICS			3-1
INTRODUCTION			
POWER UP DIAGNOSTICS			3-1
4500 BUILT-IN DIAGNOSTIC			
CDADE COMPONENT DECOMMEN			3_6

	•	₹.	Page
	•		ā 1
CHAPTER 4 CALIBRATION		••••	4-1
INTRODUCTIONRECOMMENDED CALIBRATION INTERVAL.		• • • • • • • • • • • • • • • • • • • •	4-1 / 1
RECOMMENDED CALIBRATION SECUENCE		• • • • • • • • • • •	4-1
RECOMMENDED CALIBRATION SEQUENCE. RECOMMENDED TEST EQUIPMENT			1-2
CALIBRATION PROCEDURES FOR MODULE	DEDI ACEMENT	••••	4-2
MPU Board	SEFEROLPHENT - From the distance of the ex-		4-2
Interface Board			4-2
Floppy Controller Board			
CRT Driver Board		•••••	4-3
Sweep and Record Board			4-4
Attenuator Board			4-4
ADC Board	• • • • • • • • • • • • • • • • • • •		4-5
POWER SUPPLY CALIBRATION PROCEDUR	E	••••••	4-6
MPU CALIBRATION PROCEDURE			4-6
CRT CALIBRATION PROCEDURE	DOGGDUGE .	••••••	4-/
FLOPPY DISK INTERFACE CALIBRATION	PROCEDURE	• • • • • • • • • •	4-8
SWEEP and RECORD CALIBRATION PROC			
ADC CALIBRATION PROCEDURE Alignment Procedure Setup	• • • • • • • • • • • • • • • • • • • •	*******	4-11.
Power Supply and Reference Vol			
Offset and CAL DAC Adjustment.			
First Stage Amplifier Adjustment			
TRACK and HOLD CIRCUIT ADJUSTMENT			
Second Stage Amplifier Adjustmo	ent		4-23
Third Stage Amplifier DC Adjus	tment		4-23
Second Stage Amplifier Rise Ti	me Adjustment	•	4-26
Data Ready Strobe Adjustment			4-26
Comparator Adjustment			
33-MHz Alias Test			
Bandwidth Adjustment			
Trigger Level Adjustment			
AUTO CAL and DNL Tests INPUT and EXTERNAL TRIGGER ATTENUA	ATORS CALIDRATION DROCER	incc	4-36
Channel A or Channel B IP BALA			
Channel A or Channel B OP BALA	NCE Adjustment	• • • • • • • • • • •	4-39
External Trigger TRIGGER BALAN	OF Adjustment		4-39
Channel A or Channel B AC/DC Co	ontrol and I/P CAP X1 Ad	iustment	4-40
Channel A or Channel B COMP X10	O and I/P CAP X10 Adjust	ment.	4-41
Channel A or Channel B COMP X10	00 and I/P CAP X100 Adju	stment	4-41
External Trigger COMP and I/P (CAP Adjustment	• • • • • • • • • •	4-41

	Pa	ge
CHAPTER 5 THEORY OF OPERATION	5-	1
INTRODUCTION		1
4500 DIGITAL OSCILLOSCOPE BLOCK DIAG	GRAM DESCRIPTION5-	1
4500 Overview and Signal Processi	ing5-	1
Signal Input and Analog Steps		1
Signal Input and Digital Steps		3
Processing and Display of Acquire	ed Data5-	3
Time Base Control		4
Triggering		4
Peripheral Interfaces		6
4500 DETAILED THEORY OF OPERATION		6
MPU BOARD THEORY OF OPERATION		7
MPÚ Overview		7
" Micro Processor		7
.256 Byte Non-volatile CMOS RAM		7
Processor/Bus Interface		8
I/O Interface		8
Memory and I/O Address Maps		9
Interrupt Control		9
Character Generator		11
Graticule Generator	5-	12
Uscillator and Clock Generation.	5-	12
Display TimingCRT BOARD, EPROM MEMORY	5-	12
CRI BOARD, EPROM MEMORY	5-	13
UVerview	5-	13
CRI EPRUM Uperation	5	13
SWEEP AND RECORD BOARD THEORY OF OPE		
	5-	
	•••• <u>•</u>	
Memory liming Generators	5-	15
	5-	
	5-	
	5-	
Plotter Interface		19

	Page
CHAPTER 5 THEORY OF OPERATION (CONTINUED)	•
ADC BOARD THEORY OF OPERATION	5-19
ADC Board Overview	5-19
Programmable Attenuator	5-20
First Amplifier	5-20
Second Amplifier	5-21
Track and Hold	5-21
Track and Hold Buffer Amplifier	5-22
Analog to Digital Converter	5-23
Detailed Description of Folding Amplifier	, y-24
Folding Amplifier Digital Decode	
Four-Bit Flash Converter	
ADC Pulse Generator	
LED Drivers for In Range and Out Of Range Indicators	
Reference Voltage Generators	
Trigger Generator	
Input Offset and Offset AUTO CAL	5-33
Power Supply	,5 ~ 35
ATTENUATOR BOARD THEORY OF OPERATION	.D-35
Introduction	,0-JD
Channel A and Channel B Buffer Amplifiers Description of Amp 1	
External Trigger	7-30 10-30
INTERFACE OPTIONS BOARD THEORY OF OPERATION	5-30 5-30
Microprocessor Interface	5-39
RS-232 Interface	5_39
GPIB Interface	
DMA Interface	
Analog Averager Output	
DR11-B Output	5-41
FLOPPY DISK INTERFACE THEORY OF OPERATION	5-42
MPU Interface	
Static RAM Memories	
Data Request, Data Acknowledge	
Floppy Disk Controller	
Write Precompensation	
Digital Data Separator	
Clock Generator	
Disk Drive Power	5-45
FRONT PANEL THEORY OF OPERATION	
Key and Rocker Switches	
Clicker	5-45
Front Panel Test Points	
Range LEDs	5-46

and the second s	Page
CHAPTER 5 THEORY OF OPERATION (CONTINUED)	
CRT DRIVER BOARD THEORY OF OPERATION	5-46
Vertical Sync System	
High Voltage Power Supply	5-46
Horizontal Oscillator and Driver	
Pin Cushion Correction	
Video Amplifier	5-47
Intensity Control	5–47
POWER SUPPLY THEORY OF OPERATION	5–47
Input Rectifier Filter	5–47
Housekeeping Supply	5–47
Pulse Width Modulator	5-47
Chopper	5-48
Transformer T6	5-48
Post Regulator	
Status Circuitry	5-48
•	
CHAPTER 6 SCHEMATICS AND REFERENCE DRAWINGS	6-1
CHAPTER 6 SCHEMATICS AND REFERENCE DRAWINGSINTRODUCTION	6-1

LIST OF FIGURES

Figure	Title	Page
1-1. 4-1. 4-2. 4-3. 4-4. 4-5. 4-6. 4-7. 4-8. 4-10. 4-11. 4-12. 4-13. 4-14. 4-15. 4-16. 4-17. 4-18. 4-20. 4-21. 4-23. 5-1. 5-2. 5-3. 5-4.	ADC Circuit Board Jumpers	4-15 4-16 4-18 4-19 4-21 4-22 4-22 4-22 4-27 4-27 4-27 4-28 4-28 4-29 4-31 4-31 4-31 4-33 4-35 4-37 4-37 4-37 5-2 5-25 5-26
Table	Title	Paye
1-1.	4500 Specifications	1-4

CHAPTER 1 GENERAL INFORMATION

INTRODUCTION

This manual provides detailed Theory of Operation, Alignment, Calibration, and Maintenance procedures for the Gould Design and Test Systems Division 4500 Digital Storage Oscilloscope.

The manual is organized as follows:

- Chapter 1 provides a general introduction to the 4500 Digital Storage Oscilloscope service manual including a general description of the 4500 features and specifications.
- **Chapter 2** describes the performance verification procedure for the 4500 and includes a list of recommended test equipment.
- **Chapter 3** explains the operation of self-test, power-up and built-in diagnostics for the 4500.
- Chapter 4 contains detailed alignment and calibration procedures.
- **Chapter 5** contains the theory of operation at the block diagram level followed by a detailed theory to the component level with references to the schematics for each board.
- Chapter 6contains the schematic drawings, list of materials, and assembly drawings for each board.

GENERAL DESCRIPTION

The 4500 Digital Storage Oscilloscope, Figure 1-1, is an 8088 microprocessor-based, dual-channel digital storage oscilloscope with 8-bit resolution and a 35-MHz bandwidth. The 4500 provides fast, repeatable waveform recording. Data acquisitions are easily manipulated for accurate measurement.

The 4500 can be used as a stand-alone instrument or as part of a computer controlled system. The GPIB and RS-232 interfaces allow the 4500 to be completely controlled from another computer or 4500. The Interface board contains direct memory access circuits that permit direct external access to data in the fast store memories.



4500-0300

Figure 1-1. 4500 Digital Storage Oscilloscope

FEATURES OF THE 4500

User-Friendly Front Panel - The 4500 is controlled like a conventional oscilloscope using volts and seconds/division terminology. Rocker switches are used to set the most frequently changed parameters. A master menu allows selection of a variety of specific control options, thereby reducing the number of front panel controls.

Easy to Read Displays - The CRT display is vertically-scanned raster type with resolution of 512 by 500. Selections allow display of status parameters only and trace displays with or without menu and graticule.

Auto Setup - When this feature is selected, the 4500 analyzes the input signals and automatically sets the display parameters to produce the best possible trace display.

Data Acquisition - The 4500 samples, digitizes, and stores 1000 discrete points (2000 in single channel mode) on each input channel at sampling rates up to 100 MHz.

Buffer Memories - Two buffer memories can be used as reference memories for acquired signals.

Cursors - Two cursors can be used to make voltage, time, and frequency measurements of a displayed waveform.

Display Interpolators - The 4500 offers sine, linear, and dots display interpolators.

Signal Averaging - For measurement of repetitive waveforms in a noisy environment, the user may select signal averaging to improve the signal to noise ratio by up to 16 dB.

Roll Mode - For waveforms with slow sweep speed, Roll mode shows the acquired waveform rolling across the display much like an oscillographic recorder.

Scroll Mode - Sequential acquisitions are automatically displayed below previous acquisitions when scroll mode is selected.

1 **VS 2 Mode -** The trace 1 vs 2 mode shows data samples of the two signal traces in X vs Y format.

Setup Store and Recall - Up to five setup states can be stored in non-volatile memory for later recall.

Automatic Calibration - Measurement precision and accuracy are maintained through periodic internal calibration of the analog-to-digital converters.

SPECIFICATIONS

Table 1-1 presents the electrical and environmental specifications for the 4500 Digital Storage Oscilloscope.

Table 1-1. 4500 Specifications

PARAMETER SPECIFICATION

Channel A and B Inputs

Input Impedance; all ranges:

1 Mohm $\pm 1\%$ in parallel with

30 pF +5%.

Input and Offset Voltage Ranges:

Sensitivity Volts/Div	1 LSB Resolution	Recorded Full Scale Range	Offset Resolution	Offset Voltage Range
1 thru 10 mV	0.31 mV	80 mV	2 mV	<u>+</u> 2 V
20 mV	0.62 mV	160 mV	4 mV	<u>+</u> 2 V
50 mV	1.56 mV	400 mV	10 mV	<u>+</u> 2 V
100 mV	3.23 mV	800 mV	20 mV	<u>+</u> 20 V
200 mV	6.25 mV	1.6 V	40 mV	<u>+</u> 20 V
500 mV	15.60 mV	4.0 V	100 mV	<u>+</u> 20 V
1 V	31.30 mV	8.0 V	200 mV	<u>+</u> 64 V
2 V	62.50 mV	16.0 V	400 mV	+64 V
5 V	156.00 mV	40.0 V	1 V	<u>+</u> 64 V

Amplifier Bandwidth: -3 dB at 35 MHz.

ADC Resolution: 8 bits; 1 part in 256.

Input Coupling: DC, AC (AC -3 dB at 2.5 Hz).

Channel Isolation: -60 dB at 35 MHz.

Maximum Input Voltage Without Damage:

(DC + Peak AC): ± 500 V at 1 kHz or less.

Noise: < 0.2% of full scale RMS.

DC Differential Nonlinearity: $\leq \pm 0.2\%$ of full scale $\pm 1/2$ LSB.

DC Non Linearity: $\leq \pm 0.4\%$ of offset $\pm 0.2\%$ of offset range.

Table 1-1. 4500 Specifications (Continued)

PARAMETER SPECIFICATION

Channel A and B Inputs (Continued)

Absolute Offset Voltage Accuracy:

(No offset applied)

 $\pm 0.5\%$ of offset $\pm 0.2\%$ of offset range.

Absolute Voltage Accuracy:

DC to 1 MHz +1% of reading

 $\pm 0.4\%$ of recorded full scale range.

1 MHz to 2 MHz +2% of reading

+0.8% of recorded full scale range.

2 MHz to 10 MHz \pm 5% of reading

+1.6% of recorded full scale range.

Overall AC Performance:

Complete system AC performance, including ADC. Procedure and equipment lists required to

replicate these tests are available from

Gould upon request.

Effective resolution of a half scale sinusoid single sweep recording:

Signal	Effective	Dynamic
Frequency	Bits	Range
1 MHz	7.1	42.7 dB
5 MHz	6.6	39.7 dB
10 MHz	6.1	36.7 dB
20 MHz	5.3	31.9 dB
35 MHz	5.1	30.7 dB

Transient Response: Relative error after 3/4 full scale step.

Time After Step After 20 nsec Relative Error 0 to -3%

After 40 nsec

+1%

Auto Calibration: Performed every 60 seconds except when the 4500 is armed.

Arm:

Selectable Source: External, Manual, Auto, or Hold.

External Arm Signal: Negative going TTL edge.

Minimum Pulse Width for Certain Detection: 20 nsec at normal TTL levels.

Table 1-1. 4500 Specifications (Continued)

PARAMETER

SPECIFICATION

Trigger

Selectable Source: Channel A, Channel B, External, A auto,

B auto, External auto, Line, or Manual.

Coupling: DC/AC(-3 dB at 2.5 Hz).

Filtering: Hi pass -3 dB at 1 kHz;

Low pass - 3 dB at 15 kHz.

Slope/Mode: Selectable either when the source signal passes through

a level, or when the source signal leaves or enters a band of \pm trigger level, centered around the

offset value (band trigger).

Level:

	Trigger Voltage n Range		
1 mV thru 10m	√ <u>+</u> 250 mV	2 mV	
20 mV	<u>+</u> 500 mV	4 mV	
50 mV	<u>+</u> 1.25 V	10 mV	
100 mV	<u>+</u> 2.50 V	20 mV	
200 mV	<u>+</u> 5.00 V	40 mV	
500 mV	+12.5 V	100 mV	
1 V	+25.0 V	200 mV	
2 V	+50.0 V	400 mV	
5 V	<u>+</u> 64.0 V	1 V	

Delay: 0 to 1 screen of pre trigger, 0 to 10 screens of post trigger, or 200 seconds, whichever is less. (Unexpanded displays.)

Trigger Output: TTL level output on rear panel, positive going for

trigger, negative going for delayed trigger.

External Trigger: Accepts analog or digital signal. 1 Mohm in parallel

with 30 pF input impedance. Level adjustable in range ± 5.0 V, in 40 mV steps. Maximum input ± 500 V.

Table 1-1. 4500 Specifications (Continued)

PARAMETER

SPECIFICATION

Trigger (Continued)

Minimum (Internal/External) Pulse Width for Certain Detection:

20 nsec when overdrive is 10~mV or 5% of trigger voltage range, whichever is greater.

Maximum Delay from Trigger to First Sample: 70 nsec + one sample period.

Trigger Jitter: +2 samples intervals worst case;

 $\overline{\pm}1$ typical for 0 to 1 screen of delay.

Sweep

Sample Intervals: 10 nsec to 100 msec/sample internally generated in a 1-2-4

sequence. Continuously variable to 20 nsec/sample with

external clock generator.

Sample Interval Accuracy: 100 MHz ±0.01%

Total Sweep Time:

Single Channel: 2000 x nominal sample interval; Dual Channel: 1000 x nominal sample interval.

Sweep Speeds:

Single Channel: 20 nsec/division to 10 sec/division in a 1-2-4 sequence. (20 nsec/division to 1 usec/division are expanded sweep speeds.)

Dual Channel: 20 nsec/division to 10 sec/division in a 1-2-4 sequence. (20 nsec/division to 500 nsec/division are expanded sweep speeds.)

Sweep Expansion:

Controlled by resetting sweep speed and trigger delay

after signal acquisition.

Mixed Sweep Speeds:

Sweep speed changes from pre trigger to post trigger

sweep speed at the trigger point.

Clock Output:

ECL compatible; 100 MHz.

Clock Gate Input:

ECL compatible; 0 to 20 MHz.

External Clock Input: ECL compatible; continuous to 50 MHz.

Samples/Sweep:

1000 8-bit samples dual channel;

2000 8-bit samples single channel.

PARAMETER

Fable 1-1. 4500 Specifications (Continued)

Display

Size:

9.5 cm (3.74") high by 12.7 cm (5") wide.

Type:

Vertical raster scan, 500 lines.

Resolution:

500 points horizontally; 512 points vertically.

SPECIFICATION

Graticule:

8 vertical by 10 horizontal divisions internally generated.

Characters:

25 lines each of 62 characters displayable internally or via digital interface. Upper case or lower case special

character available.

Intensity:

Adjustable from front panel control.

Number of dots: (On vertical scan line) 4 maximum; 1 per vertical quadrant.

Linearity:

Better than +1%.

Analog Plotter Interface (Standard)

Outputs:

X or Y:

0 to +10 V Full Scale

Penlift: TTL output level during valid outputs on X and Y.

Polarity selectable.

Speeds:

Selectable X ramp outputs from 1 sec to 100 sec per output

trace. Selectable in 1-2-5 sequence.

Interfaces

Interfaces consist of an IEEE-488 1978 interface, and RS-232C interface, a fast access digital interface, and a fast access analog interface.

IEEE-488 1978 Interface: This interface facilitates complete Talk/Listen interfacing of the 4500 to a controller, printer, or another 4500. The following specifies the 4500 GPIB capabilities:

> SH1 Source Handshake, complete capability

Acceptor Handshake, complete capability AH1

Basic Talker, serial poll, talk only mode, unaddress if mla T5

L4 Basic Listener, unaddress if mta

SR1 Service Request, complete capability

RL1 Remote/Local, complete capability

Parallel Poll, no capability PP0

Device Clear, complete capability

Device Trigger, complete capability DT1

CO Controller, no capability

Table 1-1. 4500 Specifications (Continued)

SPECIFICATION

*Interfaces (Continued)

PARAMETER

RS-232C Interface: This interface facilitates complete Send/Receive

interfacing of the 4500 to a controller, printer, or

another 4500.

Fast Access Digital Interface: This interface facilitates fast output of

stored waveforms. Data rates to 500 k bytes/second. Compatible with Digital Equipment Corporation DR11-B

DMA Interface.

Fast Analog Interface: This interface reconstructs stored digital data

with a fast digital to analog converter at rates

compatible with analog front ends of signal averagers.

Floppy Disk Accessory

The floppy disk option is composed of a $5\ 1/4$ " single-sided, double-density floppy disk drive housed externally to the 4500. Power and communications to and from the 4500 are via supplied cable.

Capacity: 40 records of both traces, reference memories and related setup

parameters. Data can be transmitted to the floppy or back to

the A. B. and reference memories in the 4500.

Probe Accessory

Tektronic 010-6108-03

Input Impedance:

10 Mohms in parallel with 13 pF.

Attenuation:

10 X

Table 1-1. 4500 Specifications (Continued)

SPECIFICATION

Rack Mount Kit

PARAMETER

0112-0293-10 with drawer slides.

Operating and Storage Conditions:

Specifications guaranteed from 100 to 300C and less than 5 minutes after auto calibration.

Operating Temperature:

00 to 500C.

Storage Temperature:

-550 to +850C.

Physical Characteristics

Height:

21.6 cm (8.5")

Width:

44.5 cm (17.5")

Length:

58.4 cm (23.0")

Mass/Weight:

27.3 kg (60 lbs)

Power'

Input Power:

350 watts maximum.

Frequency:

48 to 66 Hz.

Voltage RMS:

90 to 132 V; 184 to 264 V.

Current RMS:

3.8 A at 92 V.

Fuse:

6 A at 110 V nominal. 3 A at 220 V nominal.

Cable:

2 m (78") long, 3-conductor line cord.

CHAPTER 2 PERFORMANCE VERIFICATION

INTRODUCTION

This chapter provides detailed performance verification procedures for the Gould Design and Test Systems Division 4500 Digital Storage Oscilloscope. Included are recommendations for test equipment.

RECOMMENDED TEST EQUIPMENT

1. The following test equipment is recommended for implementing the performance verification procedure of this manual.

Tektronix model DM 501A digital multimeter or equivalent.

Tektronix model DC 503A universal timer/counter or equivalent, capable of measuring 100-MHz ECL signals with an accuracy of 0.01 percent.

Tektronix model SG 503 levelled sinewave oscillator or equivalent, capable of generating 1.2 V peak-to-peak sinewaves from 625 kHz to 35 MHZ. The sinewaves must not change amplitude as frequency is changed.

Tektronix model FG 502 function generator or equivalent, capable of generating ECL level signals at a frequency of 500 kHz.

Tektronix model TM 504 mainframe (to contain and power the above).

Tektronix model 485 oscilloscope or equivalent, capable of measuring 100-MHz ECL signals.

Wavetek model 142 waveform generator or equivalent, capable of generating 8 V peak-to-peak sinewaves from 2.5 Hz to 50 kHz.

X1 test probe.

Two 50 ohm terminators (BNC female input, BNC male output.)

Three BNC to BNC cables (BNC male connectors on both ends.)

BNC tee coupler. (Two BNC females in and one BNC male out.)

2. For performing calibration of the 4500, the following test equipment is recommended in addition to the above.

Tektronix model PG 506 calibration generator.

Extender board, extension coaxial cable, and input standardizer set.

Part Number	Description
0285-0384-10	Extender Board Set (includes the following six items)
0285-0235-10	Extender for Floppy Disk Controller or Interface board
0285-0235-20	Extender for MPU or CRT Driver board
0285-0240-10	Extender for the Sweep and Record board
0285-0165-10	Extender for either ADC board
0285-0383-10	Extension coaxial cable used when extending an ADC board
0285-0109-10	30 pF Input Standardizer

PERFORMANCE VERIFICATION PROCEDURE

1. The self test procedures that make up the first part of this performance verification procedure exercise most of the 4500 hardware. If all self test procedures pass, a high degree of confidence in 4500 performance may be realized. Other tests are added to verify performance of 4500 functions and specifications not tested by self tests. There are some system functions, such as the external interfaces, that are not tested in this performance verification procedure. This is due to the need for specialized test equipment and software to operate it.

A quick test of system operation can be performed with only a X1 test probe by running the self tests. These are described in steps 2 through 13. Additional information, and photographs of self test results, are shown in Chapter 7 of the 4500 Digital Storage Oscilloscope Users Manual, Publications Number 0285-0212-10.

Note that the 4500 Auto Setup function is used extensively in this procedure. Auto Setup is used to achieve 4500 settings that are required for the tests that specify it.

Instrument Warmup

2. Apply power to the 4500 and allow it to remain on for 20 minutes before performing this procedure.

Initiating Self Test

3. To initiate self test, depress the following front panel keys:

AUTO SETUP MASTER MENU TEST, menu key C

The self test menu should appear. Perform each test and verify proper operation as described following.

Sweep and Record Self Test

4. Depress:

SWP/REC, menu key 1

The CRT screen will display a 600D or 8AD indication. All indications should be 600D.

Trigger Self Test

5. From the SELF TEST menu depress:

TRIGGER, menu key 2

The screen will display a 600D or 8AD indication for channel A and channel B. All indications should be 600D.

Attenuator Self Test

6. From the SELF TEST MENU depress:

ATTN, menu key 3

Connect:

a X1 probe to the channel A input BNC connector probe ground to front panel ground test point probe tip to the front panel CAL test point

Depress:

menu key C

The screen will display a 600D or BAD indication. The indication should be 600D.

Perform the same test except with the X1 probe connected to the channel B input BNC connector. The indication should again be GOOD.

Channel A ADC Self Test

7. From the SELF TEST menu depress:

A ADC, menu key 4

The screen will display an expected ramp (sloped line) and an actual ramp. No major difference between the two ramps should be observed.

Channel A DNL Self Test

8. From the SELF TEST menu depress:

A DNL, menu key 5

The display will show a histogram of the differential nonlinearity of the ADC for channel A averaged over a large number of acquisitions.

There are two software versions of this test. In some 4500s (software versions 3.4 and earlier), the DNL test is performed continuously with the results appearing on the display approximately two times a second. In other 4500s (software versions 4.0 and later), the test is performed once each time the A DNL key is depressed. The result takes approximately 12 seconds to appear on the display. In the faster version, less averaging is done and more noise (peak-to-peak variation) is apparent in the result. In the slower version, more averaging is done and the result shows less peak-to-peak variation. The DNL test is designed to ensure a differential nonlinearity of +/- one half LSB.

In the fast version, an acceptable result will show no more than two amplitude peaks greater than +/- 1 division at any one waveform point within five successive tests.

In the slow version an acceptable DNL result will show a histogram on the zero line +/-1 division. There should be no amplitude peaks greater than +/-1 division. An example of the slow test is shown in the ADC Calibration Procedure (Figure 4-23).

Channel B ADC Self Test

9. From the SELF TEST menu depress:

B ADC, menu key 6

The screen will display an expected ramp (sloped line) and an actual ramp. No major difference between the two ramps should be observed.

Channel B DNL Self Test

10. From the SELF TEST menu depress:

B DNL, menu key 7

Interpret the results as discussed in step 8 above.

AUTO CAL Self Test

11. From the SELF TEST menu depress:

CAL, menu key 8

All CAL correction factors must be in the range of -128 to +127, or calibration has changed more than AUTO CAL can compensate for. When first calibrated, a 4500 will typically exhibit all its CAL correction factors within the range of 0 to +/- 30.

To terminate the AUTO CAL display depress:

HALT, menu key C

Keyboard Self Test

12. From the SELF TEST menu depress:

KEYBOARD, menu key 9

The display will show 8 columns and 16 rows of zeros, and the key clicker will emit a constant buzz. Depress each front panel key and observe that a single 1 appears on the display in place of one of the zeros. Depress each rocker switch and observe that as the rocker switch is depressed, first a single 1 and then two 1's will appear in place of zeros on the display. Confirm that both a single, and a double 1 may be easily obtained. Test each rocker in both directions (up and down, or left and right).

To terminate the KEYBOARD test:

depress HALT, menu key C

MPU/CRT Self Test

13. From the SELF TEST menu depress:

MPU/CRT, menu key A

The screen will display the software revision; all characters and symbols used in 4500 displays; and all vertical line patterns used to generate graticules, cursors, and the trigger line. The 4500 Digital Storage Oscilloscope Users Manual contains a picture of this display.

Input Impedance

14. Depress:

MASTER MENU CHNL A, menu key 4 DC, menu key 2, to set the channel A input coupling to DC

Depress:

MASTER MENU
CHNL B, menu key 5
DC, menu key 2, to set the channel B input coupling to DC

Depress:

MASTER MENU
TRIG FLT, menu key 7
DC, menu key 5, to set the trigger input coupling to DC

Set:

CHANNEL A SENSITIVITY to 0.01 V/DIV CHANNEL B SENSITIVITY to 0.01 V/DIV

Using a DVM measure the input impedance of the channel A, the channel B, and the external trigger front panel inputs. Do this by measuring across the input BNC connectors. Each input should measure 1 Megohm +/- 1%.

Set:

CHANNEL A SENSITIVITY to 0.1 V/DIV CHANNEL B SENSITIVITY to 0.1 V/DIV

Measure the input impedance of channel A and channel B again. The input impedance should be 1 Megohm $\pm 1\%$.

Set:

CHANNEL A SENSITIVITY to 1 V/DIV CHANNEL B SENSITIVITY to 1 V/DIV

Measure the input impedance of channel A and channel B again. The input impedance should be 1 Megohm +/-1%.

Front Panel Test Points

15. Connect:

a X1 probe to the channel A input BNC connector probe ground to the front panel ground test point probe tip to the front panel CAL test point

Depress:

MASTER menu key CAL key located just above the CAL test point CAL A PROBE, menu key A

The display should show that a X1 type probe has been detected and that the probe error factor is within $\pm -0.30\%$.

Connect:

probe ground to the front panel ground test point probe tip to the front panel squarewave test point

Depress:

AUTO SETUP key

The display should show the test point squarewave.

Depress:

MASTER MENU key F(CRSR), menu key 9 V(M), menu key 2 to enable voltage measurement using the major cursor

Depress:

ARM HOLD key to stop acquisition

A stable squarewave should appear on the display. Move the major cursor and note the display readout of voltage at the major cursor position. Verify that at the top of the squarewave the voltage is 3.3 + / - 0.4 V. Verify that at the bottom of the squarewave the voltage is 0 + / - 0.4 V. At the rising and falling edges of the squarewave there should not be any overshoot greater than 0.5 divisions.

Input Noise and Offset, Dual Sweep Speed Switchover

16. Ground both channel inputs using either shorting BNC plugs or 50 ohm terminators.

Depress:

AUTO SETUP key

Set:

CHANNEL A SENSITIVITY to 0.001 V/DIV CHANNEL A OFFSET to 0 V CHANNEL B SENSITIVITY to 0.001 V/DIV CHANNEL B OFFSET to 0 V

Each displayed trace should occupy four or less different voltage levels (i.e., have an amplitude less than or equal to 1 division peak-to-peak). Each trace should be centered within its half of the display screen, plus or minus 1 division.

Set:

PRE TRIGGER SWEEP speed to 100 uS/DIV POST TRIGGER SWEEP speed to 1 uS/DIV

Depress:

MASTER MENU key AVG. CAL, menu key 8 16, menu key 3

To speed up acquisition ensure that PART-SUM is off (use menu key 7 to turn partial summing off if it is on).

Set:

TRIGGER DELAY to zero

Note any voltage step in the waveform at the trigger line (the time of transition between the pre trigger and post trigger sweep speeds). The step size must not exceed one and one half divisions (1.5 mV).

17. Repeat step 16, except with a pre trigger sweep speed of 1 uS/DIV, and a post trigger sweep speed of 100 uS/DIV.

Channel A Input Coupling, Trigger Coupling, and Trigger Slope

18. Remove all shorting plugs or 50 ohm terminators from the front panel BNC connectors.

Depress:

AUTO SETUP key
MASTER MENU key
TRIG SRC, menu key 6
A, menu key 1, to select channel A as the trigger source

Set:

CHANNEL A SENSITIVITY to 1V/DIV POST TRIGGER SWEEP speed to 100 mS/DIV TRIGGER LEVEL to 0 V

Apply a 2.5-Hz sinewave (a sinewave with a 4 division period) to the channel A input. Using the amplitude control on the sinewave generator adjust the input amplitude for 6 divisions peak-to-peak on the display.

Depress:

MASTER MENU key CHNL A. menu key 4

Change between AC and DC coupling using menu keys 1 and 2. Verify that the amplitude of the displayed sinewave changes to 4.2 + /- 0.5 divisions peak to peak when AC coupling is active, and back to 6 divisions peak-to-peak when DC coupling is active. Leave the coupling set on DC.

Depress:

MASTER MENU key TRIG FLT, menu key 7

Change the trigger input coupling between DC and AC using menu keys 5 and 1. Verify that the waveform shifts on the display one half division to the right when coupling is changed from DC to AC, and that the display shifts one half division to the left when the coupling is changed from AC to DC.

Channel B Input Coupling, Trigger Coupling, and Trigger Slope

19. Set:

CHANNEL B SENSITIVITY to 1 V/DIV POST TRIGGER SWEEP speed to 100 mS/DIV PRE TRIGGER SWEEP off

Depress:

MASTER MENU key TRIG SRC, menu key 6 B, using menu key 2

Apply a 2.5-Hz sinewave (a sinewave with a 4 division period) to the channel B input. Using the amplitude control on the sinewave generator adjust the input amplitude for 6 divisions peak-to-peak on the display.

Depress:

MASTER MENU CHNL B, using menu key 5

Change between AC and DC coupling using menu keys 1 and 2. Verify that the amplitude of the displayed sinewave changes to 4.2 + /- 0.5 divisions peak-to-peak when AC coupling is active, and back to 6 divisions peak-to-peak when DC coupling is active. Leave the coupling set on DC.

Depress:

MASTER MENU key TRIG FLT. menu key 7

Change the trigger input coupling between DC and AC using menu keys 5 and 1. Verify that the waveform shifts on the display one half division to the right when coupling is changed from DC to AC, and that the display shifts one half division to the left when the coupling is changed from AC to DC.

External Trigger Coupling and Trigger Slope

20. Leave the 4500 set up as it was at the end of step 19. Leave the 2.5-Hz sinewave connected to the channel B BNC connector, but simultaneously connect this sinewave to the external trigger input.

Depress:

MASTER MENU TRIG SRC, menu key 6

Set:

TRIGGER LEVEL to 0 V

Depress:

MASTER MENU TRIG FLT, menu key 7

Change the trigger input coupling between DC to AC using menu keys 5 and 1. Verify that the waveform shifts on the display one half division to the right when coupling is changed from DC to AC, and that the display shifts one half division to the left when the coupling is changed from AC to DC.

Change the trigger slope between POS and NEG, using menu keys 7 and 8. Verify that the slope of the waveform at the trigger line is positive when POS is selected, and negative when NEG is selected.

Trigger Filtering

21. Connect:

a 1-kHz sinewave to the channel B input

Set:

CHANNEL A SENSITIVITY to 1V/DIV CHANNEL B SENSITIVITY to 1V/DIV POST TRIGGER SWEEP speed to 400 uS/DIV PRE TRIGGER SWEEP speed to off TRIGGER LEVEL to 0 V

Depress:

MASTER MENU TRIG SRC, menu key 6 B, menu key 2

Using the amplitude control on the sinewave generator adjust the input amplitude for 6 divisions peak-to-peak on the display.

Depress:

MASTER MENU TRIG FLT, menu key 7

Change the trigger coupling from DC, to AC HIPAS using menu key 2, and back to DC using menu key 5. The waveform should shift one half division to the right when AC HIPAS is selected, and one half division to the left when DC is selected.

Set:

the sinewave frequency to 15 kHz the POST TRIGGER SWEEP speed to 20 uS/DIV Adjust the sinewave amplitude so the displayed waveform is 6 divisions peak -to-peak. Change the trigger coupling from DC, to AC LOPAS using menu key 3, and back to DC using menu key 5. The waveform should shift one half division to the right when AC LOPAS is selected, and one half division to the left when DC is selected. Change the trigger coupling from DC, to DC LOPAS using menu key 4, and back to DC using menu key 5. The waveform should shift one half division to the right when DC LOPAS is selected, and one half division to the left when DC is selected. Repeat this step except connect the sinewave to the channel A input and select trigger source A.

Line Triggering

22. Leave the unit set up as it was at the end of step 21.

Depress:

MASTER MENU TRIG SRC, menu key 6 LINE, menu key 7

Verify that the 4500 is triggering by noting a continuous acquisition and display of the 15-kHz sinewave. The line trigger will not be synchronous with the 15-kHz sinewave and the waveform should change its position on the display at the end of each acquisition.

Manual Triggering

23. Leave the unit set up as it was at the end of step 22.

Depress:

MASTER MENU TRIG SRC, menu key 6 MANUAL, menu key 8

The 4500 should stop triggering and no new acquisitions nor display update should occur.

Depress:

MANUAL trigger key located above the external trigger input connector

A single acquisition and a new display of the 15-kHz sinewave should occur.

Input Bandwidth

24. Set:

CHANNEL A SENSITIVITY to 0.2 V/div CHANNEL A OFFSET to 0 V CHANNEL B SENSITIVITY to 0.2 V/DIV CHANNEL B OFFSET to 0 V POST TRIGGER SWEEP speed to 400 nS/div PRE TRIGGER SWEEP speed to off TRIGGER LEVEL to 0 volts

Depress:

MASTER MENU; TRIG SRC, menu key 6 A/AUTO, menu key 4

Connect to channel A input:

a sinewave of approximately 625 kHz (1.6 uS period).

Adjust the sinewave's amplitude to 6 divisions peak-to-peak as shown on the 4500 display for channel A. Change the sinewave frequency to 35 MHz. Ensure that the sinewave generator does not change the amplitude of its output when its frequency is changed.

The 4500 display for channel A should now show a waveform that is many cycles of sinewave. The amplitude of the sinewave should be 4.3 to 5.7 divisions peak-to-peak.

Depress:

MASTER MENU; TRIG SRC, menu key 6 B/AUTO, menu key 5

Connect to channel B input:

a sinewave of approximately 625 kHz (1.6 uS period).

Adjust the sinewave's amplitude to 6 divisions peak-to-peak as shown on the 4500 display. Change the sinewave frequency to 35 MHz. Ensure that the sinewave generator used does not change the amplitude of its output when its frequency is changed.

The 4500 display for channel B should now show a sinewave of 4.3 to 5.7 divisions peak-to-peak.

Channel Isolation

25. Set:

CHANNEL A SENSITIVITY to 1 V/DIV CHANNEL B SENSITIVITY to 0.001 V/DIV CHANNEL B OFFSET to 0 POST TRIGGER SWEEP speed to 40 nS/DIV

Input a 35-MHz sinewave to channel A and adjust the sinewave input amplitude for 5 V peak-to-peak. Ground the channel B input with a BNC shorting connector or a 50 ohm terminator. Verify that any signal appearing on the channel B display is less than 5 divisions peak-to-peak.

Set:

CHANNEL B SENSITIVITY to 1 V/DIV CHANNEL A SENSITIVITY to 0.001 V/DIV CHANNEL B OFFSET to 0 POST TRIGGER SWEEP speed to 40 nS/DIV

Input a 35-MHz sinewave to channel B and adjust the sinewave input amplitude for 5 V peak-to-peak. Ground the channel A input with a BNC shorting connector or a 50 ohm terminator. Verify that any signal appearing on the channel A display is less than 5 divisions peak-to-peak.

Without changing the input amplitude of the 35-MHz sinewave connect this signal to the external trigger input.

Depress:

MASTER MENU TRIG SRC, menu key 6 EXT, menu key 3

Set:

CHANNEL A SENSITIVITY to 0.001 V/DIV CHANNEL A OFFSET to 0 V CHANNEL B SENSITIVITY to 0.001 V/DIV CHANNEL B OFFSET to 0 V

Short both the channel A and channel B inputs with shorting plugs or 50 ohm terminators. Any signal appearing on the channel A or channel B display should be less than 5 divisions peak-to-peak.

Plotter Outputs

26. Apply a squarewave to the the channel A input and depress AUTO SETUP.

Set an oscilloscope to X-Y mode and connect the rear panel PLOT X and PLOT Y outputs to the X and Y inputs of the oscilloscope. Set the X any Y sensitivities of the oscilloscope to 5 V/DIV. Using the position controls on the oscilloscope set its zero volt reference point to the center of its display screen.

Depress:

MASTER MENU PLOTTER, menu key A MAX. MAX. menu key 2

The oscilloscope display should show a dot at the X=10 V, Y=10 V point.

Depress:

SPEED 1, menu key 5 PLOT, menu key 1

Acquisitions should temporarily halt and the oscilloscope should draw the same waveform that is on the 4500 display.

Select different plotter speeds using menu keys 5 through B. After each speed change press PLOT, menu key 1. The oscilloscope should draw the same waveform as on the 4500 display, but with increasing speed as the menu selected speed number is increased.

Depress MASTER MENU to leave the plotter mode.

Trigger Output

27. Attach a cable from the 4500 channel A input to the rear panel TRIGGER OUT connector.

Depress:

MASTER MENU TRIG SRC, menu key 6 A/AUTO, menu key 4 AUTO ARM key AUTO SETUP key

The 4500 display should show a waveform that is low before the trigger line and high after the trigger line. Depress the TRIGGER DELAY rocker switch and verify that the rising edge of the waveform follows the trigger line on the display.

Clock Output

28. With an oscilloscope set to have a 50 ohm input impedance verify that the signal on the rear panel CLOCK OUT connector is a 100-MHz ECL signal. Measure the frequency of this signal with a frequency counter. The frequency should be 100 + -0.01 MHz.

Clock Gate Input

29. Apply an 8 volt peak-to-peak, 50-kHz sinewave to both channels of the 4500.

Depress:

AUTO SETUP

Set:

CHANNEL A SENSITIVITY to 1 V/DIV CHANNEL B SENSITIVITY to 1 V/DIV POST TRIGGER SWEEP speed to 1 uS/DIV

Apply a 500-kHz, ECL level squarewave to the rear panel CLOCK GATE connector. Verify that the waveforms displayed are portions of sinewaves with steps in them at each division. Ensure that there are no overshoot or undershoot spikes at the tops and bottoms of each step.

While observing the display, slowly vary the frequency of the 500-kHz signal throughout the range of approximately 250 kHz to 1 MHz. There should be no overshoot or undershoot spikes at the top or bottom of each step. Note that the steps change shape as the frequency is changed.

Display Intensity Control

30. Rotate the front panel INTENSITY control clockwise. Ensure that the display intensity goes from barely visible to full brightness.

CMOS Memory Data Retention Test

31. Write down the sensitivity and offset voltage of channel A and channel B. Write down the pre trigger and post trigger sweep speed. Enter a nonzero trigger delay and write down this setting. Turn off and then power up the 4500 several times, and then recheck the settings of the above parameters. Ensure CMOS memory has retained its data by noting that these parameters are the same as they were before power was turned off.

Floppy Disk Drive

32. The floppy disk drive is an option. If it is not present, skip this step. Connect any convenient waveform to the channel A and channel B inputs.

Depress:

AUTO SETUP

The waveform should now be displayed. Place a diskette in the disk drive. Be sure that the diskette does not have a write protect tab on it.

Format the disk by depressing:

MASTER MENU
I/O, menu key B
DISK, menu key B
FORMAT, menu key 1
CONFIRM, menu key C

The disk drive light should illuminate. When the light goes off, formatting is complete. If an error message appears, try another diskette to determine if the fault is with the disk or with the drive.

Select and write to file 40 by depressing:

FILE, menu key 2
4, menu key 4
0, menu key A
ENTER, menu key C
WRITE, menu key 4
CONFIRM, menu key C

The disk drive light should illuminate to indicate that the write operation to FILE 40 is occurring. When the light turns off the write operation is complete.

Select and write to file 1 by depressing:

FILE, menu key 2 1, menu key 1 ENTER, menu key C WRITE, menu key 4 CONFIRM, menu key C The disk drive light should illuminate to indicate that the write operation to FILE 1 is occurring. When the light turns off the write operation is complete.

Change the input signal to a different waveform so the next recording appears different from the recordings stored on disk.

Depress: AUTO SETUP

Observe the recording of the present input signal.

Select and read file 40 by depressing:

FILE, menu key 2 4, menu key 4 0, menu key A ENTER, menu key C READ, menu key 5 CONFIRM, menu key C

After the disk is read the display should show the initial waveform that was stored on disk.

Depress: SINGLE ARM

The display should show the current input signal.

Select and read file 1 by depressing:

FILE, menu key 2 1, menu key 1 ENTER, menu key C READ, menu key 5 CONFIRM, menu key C

After the disk is read the display should show the initial waveform that was stored on disk.

Depress: Auto File, menu key 3 AUTO ARM

The 4500 should automatically take recordings and store them on disk in each of the 40 files. The file number can be observed incrementing on the menu display. The 4500 will stop recording after file 40.

Disconnect the input signal from the channel A and channel B inputs.

Depress: AUTO SETUP

The display should now show only random noise is being recorded.

Select and read file 25 by depressing:

FILE, menu key 2 2, menu key 2 5, menu key 5 ENTER, menu key C READ, menu key 5 CONFIRM, menu key C

After file 25 is read the display should show the signal that was recorded prior to its being disconnected from the inputs.

Interface Option Tests

33. Procedures for testing the GPIB, RS-232, and DMA interface circuits are not included here. These interfaces may be tested by connecting and operating the external interface devices as described in the 4500 Digital Storage Oscilloscope User's manual.

CHAPTER 3 DIAGNOSTICS

INTRODUCTION

This chapter provides detailed diagnostic procedures for the Gould Design and Test Systems Division 4500 Digital Storage Oscilloscope.

The 4500 uses Self-diagnostics to verify proper system operation without the need for specialized test equipment. Three types of diagnostics are described in this manual:

- (1) Self-Test Diagnostics,
- (2) Power Up Diagnostics, and
- (3) Built-In Diagnostics.

The Self-Test Diagnostics are accessible by the user and are mostly self-explanatory. These diagnostics are explained in Chapter 2, Performance Verification Procedure and also in Chapter 7 of the 4500 Digital Storage Oscilloscope User's Manual. The Power-Up Diagnostics and the Built-In Diagnostics are described in following paragraphs.

POWER UP DIAGNOSTICS

Each time the system is turned on, it will run some basic power-up diagnostics. These diagnostics will also start again when the RESET switch on the MPU board is pressed. These diagnostics will only operate when the test selection switches on the MPU board are set for a normal operating mode. Refer to the 4500 Built-in Diagnostics section for switch selection descriptions.

Four LED's on the MPU board indicate status of the power-up diagnostics. Each LED extinguishes when that diagnostic test passes. If a failure occurs, the system will lock up and that test's LED will remain lit.

- LED #1 Tests basic CPU functions including interrupt checks and initiation of the other power-up diagnostics.
- LED #2 Tests the EPROM checksums of the system software located on the CRT Driver board.
- LED #3 Tests the MPU RAM's for Read/Write errors.
- LED #4 The system is checked to see if the interface or floppy disk option is present. Auto Cal is also initialized, and if the system does not complete the recording process this test will fail.

4500 BUILT-IN DIAGNOSTICS

- 1. The following diagnostics reside in ROM and are an integral part of the 4500. A diagnostic is selected by setting the 8 position DIP switch on the top of the MPU circuit board. The diagnostic is initiated by depressing the reset switch next to the DIP switch or turning power on if the 4500 is off. The necessary DIP switch settings to select the various diagnostics are given as two hexadecimal digits. These digits represent eight bits, which in turn represent the settings of the eight switches. The MSB represents switch 8 and the LSB represents switch 1. A binary 0 represents a closed switch and a binary 1 an open switch. For example, in the case of diagnostic 07H (H specifies hexadecimal) represents switches 1 to 3 open and switches 4 to 8 closed.
- 2. Switch settings 0 through 12H select diagnostics. Setting 7FH selects normal 4500 operation, except with AUTO CAL disabled. Disabling AUTO CAL is necessary when aligning the ADC. Setting FFH selects normal 4500 operation with AUTO CAL enabled. The 4500 should be returned to the FFH setting after all testing operations are completed.
- 3. All diagnostics begin by clearing the CRT and then displaying a message "DIAG nn", which shows the test being executed where nn represents the hexadecimal number of the diagnostic selected. Tests 03H (FILL SCREEN), 06H (RAM TEST), and 07H (WRITE 16K) quickly write over this message as the memory containing this message is tested.
- 4. Following is a quick reference to the available diagnostics. A more complete description of each is provided following this list:

00H	Interrupt system test
01H	Write any byte to any I/O address
02H	Read and display byte from any I/O address
03H	Fill screen with byte from DIP switch
04H	Trace generator test
05H	Graticule generator test
G6H	Dynamic RAM and CMOS RAM test
07H	Write to dynamic RAM (O - 3FFFH)
08H	Read from dynamic RAM (0 - 3FFFH)
09H	Write to CMOS RAM (4000H - 40FFH)
OAH	Read from CMOS RAM (4000H - 40FFH)
OBH	Rotating LED pattern
OCH	Trigger level adjustment aid
ODH	Cal DAC adjustment aid
0EH	CRT alignment test pattern
OFH	CMOS RAM power down data retention test
10H	Channel A alignment aid
11H	Channel B alignment aid
12H	ROM checksum test

5. Diagnostic OOH -- Interrupt system test

Provides the following display:

TIMER - - - 0 FRONT-END - 0

SPURIOUS - 0 LEVEL =

Enables interrupts, counts the number of interrupts of each kind that occur, and displays these numbers. If interrupts are operating properly, the timer interrupt should occur 50 times per second and no front-end or spurious interrupts should occur.

6. Diagnostic OlH -- Write any byte to any I/O address

Begins by writing 01H to port 01H. The value written is incremented indefinitely and written again to the same port at a frequency of approximately 200 KHz. If the DIP switch is changed, the new value selects another I/O port address. This port is then written to, and the port address is displayed.

7. Diagnostic O2H -- Read and display byte from any I/O address

Begins by reading from port 02H and displaying the data read. If the DIP switch is changed, the new setting selects another I/O port address. This port number is shown on the display and this port is read from. The value read is displayed.

8. Diagnostic O3H -- Fill screen with byte from DIP switch

Fills the display with a character selected by the DIP switch. When first invoked, the character corresponding to O3H is displayed throughout the CRT screen. Changing the DIP switch causes a new character corresponding to the new DIP switch value to appear throughout the CRT screen.

9. Diagnostic O4H -- Trace generator test

Displays 4 traces on the CRT. All possible traces values are attempted in an incrementing sequence. Display should appear to be 4 horizontal lines rolling upwards with some momentary vertical line flashes.

10. Diagnostic O5H -- Graticule generator test

When a graticule is drawn during 4500 operation, the display circuitry selects the desired vertical line pattern to draw at each scanline from the graticule ROM. The graticule generator test diagnostic reads each available pattern from the graticule ROM and repeats the pattern on 8 adjacent scanlines, starting from the left side of the display screen.

11. Diagnostic O6H -- Dynamic RAM and CMOS RAM test

Performs a check of dynamic RAM and CMOS RAM. Dynamic RAM resides at addresses 0000H through 3FFFH. CMOS RAM resides at addresses 4000H through 40FFH. The test fills the RAMS with incrementing values while incrementing addresses. The test reads the values back and checks the value while decrementing addresses. The value written into the first address is then incremented and the test repeated. If this procedure is performed for an extended period, the test writes and checks every possible value at every address. However, most failures appear in a short time. When an error occurs, the following message is displayed:

ERROR: ADDR xxxx WROTE: xx READ: xx

The address, the data value which should have been read, and the data value actually read, are shown. The processor then enters a loop which writes the value that failed to the address that failed and reads back data from this address. This loop repeats indefinitely.

12. Diagnostic O7H -- Write to dynamic RAM

Writes 55H to the dynamic RAM memory at addresses 0000H through 3FFFH. Memory locations are incremented and writing continues indefinitely.

13. Diagnostic O8H -- Read from dynamic RAM

Reads from the dynamic RAM memory at addresses 0000H through 3FFFH. Memory locations are incremented and reading continues indefinitely. No messages other than the diagnostic number are displayed on the CRT.

14. Diagnostic O9H -- Write to CMOS RAM

Writes 55H to the CMOS RAM memory at addresses 4000H to 40FFH. Memory locations are incremented and writing continues indefinitely.

15. Diagnostic OAH -- Read from CMOS RAM

Reads from the CMOS RAM memory at addresses 4000H through 40FFH. Memory locations are incremented and reading continues indefinitely. No messages other than the diagnostic number are displayed on the CRT.

16. Diagnostic OBH -- Rotating LED pattern

Illuminates LED 1, LED 2, LED 3, and LED 4 individually in sequence with a short pause between each LED.

17. Diagnostic OCH -- Trigger level adjustment aid

Sets both analog trigger DACs to negative full scale by outputting the value FFH to port 30H and port 40H, or to positive full scale by outputting the value 00H to port 30H and port 40H. Each time the MASTER menu key is depressed, the output value is changed and retransmitted. The current value is displayed on the CRT.

18. Diagnostic ODH -- CAL DAC adjustment aid

Writes two different values to the DAC on each ADC board that generates the voltage used during AUTO CAL. The DAC on each ADC board also generates the offset voltage when AUTO CAL is not operating. During this diagnostic, the number 01 or 02 appears on the display. When 01 is displayed, the DAC is set to output +10 V. When 02 is displayed, the DAC is set to output -10 V. These settings are used to adjust the DAC circuitry so the +10 V and -10 V values are within tolerance. The setting may be changed from +10 V to -10 V or from -10 V to +10 V by depressing the MASTER MENU key on the front panel. The voltage is measured on the ADC board at test point TP2.

19. Diagnostic OEH -- CRT alignment test pattern

Seventeen equally spaced vertical lines and thirteen equally spaced horizontal lines are generated on the CRT. This test may be used as an alignment pattern for adjusting the display.

20. Diagnostic OFH -- CMOS RAM power down data retention test

Displays the data contained in the CMOS RAM, writes the pattern 00H, 01H, 02H, CMOS RAM with this pattern, subsequently powering down and powering up the 4500 with this diagnostic still enabled demonstrates if the pattern is preserved and that the battery powered memory back up system is functioning.

21. Diagnostics 10H -- Channel A alignment aid

See Diagnostic 11H.

22. Diagnostic 11H -- Channel B alignment aid

Diagnostic 10H is used for aligning channel A; 11H is used for aligning channel B. These diagnostics display a graticule and a message indicating which channel is being tested. Unlike the other diagnostics, changing the DIP switch LSB (i.e., changing from 10H to 11H or vice versa) causes these tests to measure the channel selected by the DIP switch without the need for depress-ing the reset pushbutton. In these tests; input signals from the front panel BNC are internally disconnected and the offset circuitry generates a ramp applied to the ADC. The output of the ADC is then compared to the theoretical ideal output for the ramp input used and a plot is generated on the CRT.

The plot shows the difference between the theoretical and measured ADC values; therefore, an ideal ADC shows a straight line at zero on the display. When the values are calculated in these tests, more than one acquisition is averaged. These tests allow a resolution of better than one bit as a result. The graticule shown represents one-half bit for each vertical division. Note that these diagnostics are an alignment aid and not generally useful for measuring ADC performance. The display may be entirely offscreen and the ADC may still operate correctly due to its AUTO CAL ability.

23. Diagnostic 12H -- ROM Checksum Test

This diagnostic calculates the ROM checksum and displays it on the CRT. The checksum should be zero.

SPARE COMPONENT RECOMMENDATIONS

The following list shows the components that fail most frequently. These components should satisfy most repair requirements. Consult the factory for recommendations for maintaining multiple systems. Provide a description when ordering parts because the following part numbers may change without notice.

Part Number	Description	Qty.	Comments
2600-0014-10	Relay	2	
1700-0104-10	LF355	1	
1700-0108-10	LM11CLN	1	
1700-0094-10	TDA-1170	1	Mustalsoreplace heatsink
7000-0366-10	Heatsink for	1	•
	TDA-1170		
1700-0080-10	CA3086	1	
1700-0081-10	MC1391P	1	
1850-0132-10	10H02	2	
1850-0092-10	AM6688	1	
7000-0125-10	Heatsink for AM6	688 1	Must be assembled at Factory
1850-0078-10	100102	1	-
1850-0080-10	100114	1	
1700-0032-20	SL3127C	2 1 2 1	
1700-0008-10	CA3049T	1	
2600-0013-10	Relay	2	
1300-0058-10	BFR-96		
4600-0016-10	Adjustable, Cap	1 1	
1000-0024-10	D4858	1	
1700-0099-10	HAI-4605-5	1	
7300-0028-10	6A. Fuse, 3AG.	1	
1400-0039-10	2N4276	2	
1400-0030-10	2N5883	1	
7200-0016-10	Insulator	5	
1300-0054-10	2N6545	2 1 5 2 1	
1820-0004-10	14012	1	
1700-0086-10	LM324	ī	
1700-0096-10	LM358	1	
1200-0031-10	1N4937	2	

CHAPTER 4 CALIBRATION

INTRODUCTION

This chapter provides detailed calibration procedures for the Gould Design and Test Systems Division 4500 Digital Storage Oscilloscope. Many of the procedures set up conditions for those that follow, and some adjustments are interactive. Therefore, the procedures must be followed in sequence.

Do not change any calibration settings if you suspect any part of the 4500 has failed. Changing adjustments may cause other 4500 sections to malfunction, and will make troubleshooting more difficult.

RECOMMENDED CALIBRATION INTERVAL

The 4500 has an AUTO CAL feature that automatically calibrates the ADCs for gain and offset errors. The correction factors currently in use may be obtained from the CAL display that is accessed via the SELF TEST menu. The correction factors have a range of from -128 to +127. When any correction factor becomes greater than +/-100, the AUTO CAL circuitry is approaching the limit that it can correct for.

The Performance Verification Procedure in this manual is a thorough test of the 4500. This procedure is a good indication of the need for calibration, if any.

The system should be calibrated if any of the following conditions exist:

- 1. If the CAL display, accessed via the SELF TEST menu, shows any correction numbers more positive than +100 or more negative than -100.
- 2. If the 4500 fails to pass the Performance Verification Procedure.
- 3. If the 4500 is operated for an accumulated time of more than 1000 hours since the last calibration.
- 4. If one year has passed since the last calibration.

RECOMMENDED CALIBRATION SEQUENCE

If a complete 4500 calibration is being performed, it is recommended that the circuit boards be calibrated in the following sequence:

- 1. Power Supply
- 2. MPU
- 3. CRT Driver
- 4. Floppy Disk Interface
- 5. Sweep and Record
- 6. Channel A ADC and Attenuator, and External Trigger Attenuator

The Channel A ADC Calibration Procedure specifies when the .Channel A Attenuator and External Trigger attenuator are to be adjusted.

7. Channel B ADC and Attenuator

The Channel B ADC Calibration Procedure specifies when the channel B attenuator is to be adjusted.

RECOMMENDED TEST EQUIPMENT

A list of recommended test equipment is provided at the beginning of Chapter 2, Performance Verification.

CALIBRATION PROCEDURES FOR MODULE REPLACEMENT

The following procedures provide general guidelines for calibration after a module has been replaced or repaired. These procedures should apply in most cases, but there may be some exceptions that are not covered. If a module has been repaired, recalibration may not be necessary, depending upon the circuitry affected by the repair.

MPU Board

The MPU board can be replaced or repaired without affecting system calibration. There is one adjustment on this board for the CPU oscillator. Although it should not need to be adjusted, it should be checked any time another board is installed. Refer to the MPU Board Calibration Procedure.

Interface Board

The Interface board can be replaced or repaired without affecting system calibration. This board only contains the external interfacing circuitry, therefore, the board does not have to be installed for the system to operate. There are no adjustments on this board.

Floppy Controller Board

The Floppy Controller board can be replaced or repaired without affecting system calibration. This board only contains circuitry used for floppy disk drive operation, therefore, the board does not have to be installed for the system to operate properly. There is one adjustment on this board for the +12 volt power supply used by the disk drive. Although it should not need to be adjusted, it should be checked any time another board is installed. Refer to the Floppy Controller Board Calibration Procedures.

CRT Driver Board

* Warning *

High voltage is present on this board. Injury or death to personnel could result from contact with this high voltage. Refer to the CRT Alignment Procedures.

The CRT Driver board contains the display generation circuitry and the system operating software. If a replacement board, with a different software revision, is installed there may be some differences in the system operation noticed. However, most revisions are typically created for enhancements to the Self-test Diagnostics, the system operation or to correct software buys.

The software revision is written on the EPROMs installed in the board and can also be observed in the upper left-hand corner of the MPU/CRT self-test diagnostics display. Your local distributor or factory representative can provide information regarding software changes.

Due to differences in the CRT tube and yoke, it may be necessary to perform a CRT alignment if a board is replaced. Although some of the adjustments may not need to be performed, a complete calibration is recommended to provide the best display. The horizontal and vertical hold pots should always be adjusted in order to prevent the possibility of intermittent loss of display stability. The display INTENSITY control located on the front panel should also be adjust-ed to prevent burning of the CRT face.

All adjustments located on this board affect display integrity only, and repair or replacement should not affect the system operation with the exception of software revisions.

Sweep and Record Board

The Sweep and Record board contains the high-speed memory, and controls many of the recording functions. Proper calibration of this board is critical to system operation. This board should always be completely calibrated any time it is replaced or repaired. A replacement board may operate properly when installed, but an adjustment could be just within operating range and result in intermittent failures.

Improper calibration of the system's clocking circuitry may provide misleading symptoms, indicating improper analog circuitry performance of the ADC boards. Each ADC board provides a slightly different load on the Sweep and Record board clocking circuitry. Therefore, any time another board is installed, it must be recalibrated.

When installing a replacement board, the first step is to perform a complete calibration of the board as described in the Sweep and Record Board Calibration Procedure. Then perform the 33-MHz Alias Test (step 44) of the ADC Calibration procedure. Be sure to check both channels. The only adjustment described in that step that needs to be made is R668. This adjustment should compensate for any differences between Sweep and Record boards.

If the system fails the 33-MHz Alias Test, it may be necessary to perform the other adjustments described in step 44, after rechecking the 100-MHz oscillator on the Sweep and Record board. Once both channels pass the alias test, the Auto Cal and DNL Test (step 51) of the ADC Calibration Procedure should be performed as described. No other part of the system should require calibration.

Attenuator Board

If the Attenuator board is replaced or repaired, the board should be completely calibrated as described in the attenuator board Calibration Procedure. Adjustments for the input capacitance and frequency response are typically not required, but are recommended to assure optimum performance. No other adjustments to the system should be required.

Once the Attenuator board has been calibrated, the self-test diagnostics should be run to verify proper operation. The Auto Cal and DNL Test should be checked as described in step 51 of the ADC Calibration Procedure.

ADC Board

************ * CAUTION * ********

Always check replacement boards carefully for damaged or bent components prior to installation. The ADC board is a high density board that can be damaged easily. Bent components could cause damage to other system modules.

Jumpers on ADC board determine whether the board is used for channel A or channel B. If necessary, modify the jumpers as shown in Figure 4-1 of the ADC Calibration Procedure. The channel A board provides the circuitry for the external trigger and channel B does not use the circuitry. Always check for correct jumper placement before installing a replacement board.

- 1. Install the replacement ADC board and connect all of the cables.
- 2. Power up the system and operate the Self-test Diagnostics. The attenuator's calibration must be matched to each ADC board, therefore, some of the analog tests may indicate out-of-tolerance specifications. If the board does not appear to be recording close to expected results, perform the next step.
- 3. If necessary, adjust R668 as described in step 42 of the ADC Calibration Procedure. Later in this procedure, R668 will be adjusted accurately.
- 4. Perform the Attenuator Calibration Procedure as described, except the input capacitance and frequency response adjustments.
- 5. Perform the 33-MHz Alias Test, (step 44) of the ADC Calibration procedure. The only adjustment that should be needed is R668.
- 6. Perform the Auto Cal and DNL test as described in step 51 of the ADC Calibration Procedure. The adjustments described in this step should bring the 4500 within specification.
- 7. Verify that the external trigger circuitry is within tolerance. The test is described in steps 46 through 50. The only adjustment that should be needed is the external trigger balance adjustment (R101) described in step 50.

POWER SUPPLY CALIBRATION PROCEDURE

- 1. The power supply has ten adjustment potentiometers that set the five power supply voltages and the five overcurrent shutdown values. These potentiometers are accessed at the bottom of the 4500. The location of each potentiometer is printed on the bottom of the power supply. The voltages measured during the calibration procedure are accessed at the edge connectors on the bottom of the motherboard.
- 2. Remove the bottom cover of the 4500. Set the 4500 POWER switch to ON. Ensure that the line voltage is within 5 percent of the nominal value.
- 3. From the bottom of the 4500 measure the following nominal voltages on the printed circuit board edge connector and pins specified. Reference Mother Board Assembly Drawing, 0285-0020 for connector location. Adjust the potentiometer specified to set the voltage to the value specified. Connect DVM ground to the common return of the power supply which is the motherboard mounting screw on the left side of the board.

Nominal Voltage	Connector		Pins	Potentiometer	Value
-5.2 V	J3	1	to 8	R87	-5.35 +/-0.02 V
+5.0 V	J3	15	to 18	R129	+5.01 + /-0.05 V
-2.0 V	J3	9	to 12	R141	-2.14 + /-0.02 V
-18.0 V	J7	27	to 28	R64	-18.01 + /-0.05 V
+18.0 V	J7	29	to 30	R63	+18.01 +/-0.05 V

4. The overcurrent shutdown values are set by causing the power supply to output each shutdown current, and then adjusting the potentiometer until shutdown occurs. This adjustment procedure can not be implemented while the power supply is connected to 4500 circuitry and it is recommended that the factory settings <u>not</u> be modified. The nominal voltage of each supply, along with its overcurrent shutdown value and the adjustment potentiometer that sets this value, are listed below for reference.

Nominal Voltage	Overcurrent Shutdown Value	Potentiometer
-5.2 V	16 A	R95
+5.0 V	12 A	R94
-2.0 V	7 A	R96
-18.0 V	4 A	R53
+18.0 V	7 A	R54

MPU CALIBRATION PROCEDURE

1. To adjust the oscillator on the MPU circuit board, place the board on an extender card and switch on 4500 AC power. Monitor U1B pin 12 with a frequency counter. Using a nonmetallic adjustment tool, adjust capacitor C4 to obtain a frequency of 40 +/-0.005 MHz. Determine the range of adjustment within which a stable 40-MHz oscillation is maintained. Leave C4 set in the middle of this stable range. Switch the 4500 power on and off several times and verify the oscillator still oscillates at 40 +/-0.005 MHz.

CRT CALIBRATION PROCEDURE

* WARNING *

- 1. The flyback transformer, located under the aluminum shield that covers the CRT Driver circuit board, and the lead from this transformer to the CRT, contain high voltages. Improper care around these devices could result in electrical shock causing injury or death to personnel.
- 2. Initiate the CRT alignment test pattern diagnostic by setting the DIP switch on the MPU board to OEH (switches 2, 3, and 4 open and all other switches closed) and depressing the reset pushbutton switch.
- 3. Set the HOR FREQ and VERT HOLD adjustment potentiometers to obtain a stable display. Rotate each potentiometer clockwise and counter-clockwise until the raster becomes unstable. Determine the range of adjustment required to maintain a stable raster. Leave each of these adjustments set in the center of this stable range.
- 4. Set the FOCUS control for the sharpest possible display.
- 5. Set the SIDES control for the straightest possible left and right sides of the display.
- 6. Set the SIDES BAL control for the straightest possible left and right sides of the display. It may be necessary to readjust the SIDES control for optimum straightness.
- 7. Set the T&B control for the straightest possible top and bottom of the display.
- 8. Adjust the T&B TRAP control to obtain the top and bottom of the display as parallel as possible.

********** * CAUTION * *******

Do not overtighten the screw holding the yoke to the CRT neck. Failure to heed this caution may crack the CRT neck.

9. Loosen the screw that tightens the deflection yoke to the neck of the CRT. Turn the deflection yoke to obtain the top and bottom of the display as parallel as possible with the transparent CRT window on the front panel. Tighten the screw that fastens the deflection yoke to the CRT neck.

- 10. Adjust the HOR LIN control for uniform spacing between the vertical lines on the display.
- 11. Adjust the VERT ON AXIS control for uniform spacing of the horizontal lines on the display.
- 12. Adjust the VERT PHASE control, WIDTH control, and CRT centering magnets, which are controlled by the two metal tabs on the rear of the deflection yoke, to center and size the display. There should be a 0.3 inch border between the display and the edge of the transparent CRT window on the front panel. If necessary, adjust coil L4 to control the vertical height of the display. Be sure to use a proper size nonmetallic adjustment tool. The tuning slug of this coil is easily broken. Note that moving the centering magnets may affect the sides, top and bottom adjustments; and it may be desirable to readjust the magnets.
- 13. Adjust the contrast control and brightness control (located on the front panel) for the desired contrast and brightness.

FLOPPY DISK INTERFACE CALIBRATION PROCEDURE

1. The 12 V regulator that supplies power to the floppy disk drive is adjusted in this step. Place probe ground on the negative end of C45, which is located in the lower left corner of this board. Probe the positive end of C45. Adjust R18 for +12.00 +/-0.01 V.

SWEEP and RECORD CALIBRATION PROCEDURE

- 1. Set an oscilloscope to measure ECL signals by setting both channels to 0.5 V/div with the centerline of the scope representing -1.3 V (ECL threshold).
- 2. Attach a 500 ohm or FET probe to each of the scope inputs and set the scope input impedance to 50 ohms.
- 3. Place the Sweep and Record board on an extender card.
- 4. Depress: MASTER MENU
 TRIG SRC, menu key 8
 MANUAL, menu key 8

This will prevent the 4500 from taking recordings during the next steps. If the 4500 were allowed to record, small amplitude changes in the 100-MHz oscillator output would be observed, and might be misinterpreted as oscillator instability.

- 5. Connect a frequency counter to the CLOCK OUT connector on the rear panel. With an oscilloscope, monitor TP21 located near U19F pin 14, with the probe ground connected to TP15. Adjust C102 with a nonmetallic adjustment tool until an oscillation appears on the oscilloscope. With the frequency counter, verify that the oscillator is running at a frequency of 100 + -0.005 MHz. With the oscilloscope verify that the oscillation is stable with no jitter. There is only a small range of adjustment of C102 where the oscillator will stably oscillate. Adjust C102 so the oscillation is stable. Turn 4500 power off and on several times to ensure the oscillator will power up and remain stable.
- 6. The differential signal on U18F pins 15 and 9 is the ADC STROBE. This signal goes to both ADC boards, and is buffered and delayed on the ADCs. This signal then returns to the SWEEP and RECORD board as the differential signals A DATA READY from ADC A and B DATA READY from ADC B. Check ADC STROBE for good ECL levels with no jitter on U18F pins 15 and 9, with probe ground connected to TP15. If ADC STROBE has jitter, check the SWEEP and RECORD oscillator for stability; if necessary, readjust C102 (see step 5).
- 7. Check the differential ECL signal A DATA READY on U1E pins 4 and 5, with probe ground connected to TP12. Verify that A DATA READY has good ECL levels with no jitter. If this signal is not good, adjust R668 on the channel A ADC board. Refer to the ADC Calibration Procedure, 33-MHz Alias Test, step 44; and Data Ready Strobe Adjustment, step 42 for further information on adjusting this potentiometer.
- 8. Check the differential ECL signal B DATA READY on U1E pins 12 and 13, with probe ground connected to TP12. Verify that B DATA READY has good ECL levels with no jitter. If this signal is not good, adjust R668 on the channel B ADC board. To perform this adjustment, the B ADC board will have to be placed on an extender board, or the channel A ADC board will have to be removed to provide access to R668. Refer to the ADC Calibration Procedure, 33-MHz Alias Test, step 44; and Data Ready Strobe Adjustment, step 42 for further information on adjusting this potentiometer.
- 9. The next procedure sets the write enable strobes WRA1, WRA2, WRB1, and WRB2. To set these strobes, put the 4500 in the single channel mode, arm it, and have it not trigger. Set the 4500 as follows:

Depress: MASTER MENU

TRC1, menu key 1 A, menu key 2 TRC2, menu key C OFF, menu key 1

Set: TRIGGER DELAY = 0

PRE TRIGGER and POST TRIGGER SWEEP SPEEDS = 2 uS/div TRIGGER SOURCE = MANUAL (this was set in step 4 above)

ARM = AUTO

- 10. Set an oscilloscope to measure ECL signals on both channels, using 500 ohm or FET probes. Set the scope sweep speed to 10~nS/div.
- 11. Measure testpoint TP3A with scope channel 1, with probe ground connected to TP6. Measure TP3B with scope channel 2, with probe ground connected to TP18. Set up the scope to trigger on channel 1.
- 12. The signal on TP3A (scope channel 1) should be a 9-nanosecond wide negative going pulse with a 20-nanosecond period. Adjust R109 so the pulse is below ECL threshold $(-1.3\ V)$ for 9 nanoseconds.
- 13. The signal on TP3B (scope channel 2) should be a 40-nanosecond period squarewave. Adjust R115 to center the 9-nanosecond pulse on TP3A (scope channel 1) between the edges of the squarewave on TP3B (scope channel 2). Note that a misadjustment of R115 too far counterclockwise can cause the period of the signal on TP3A to be 40 nanoseconds, rather than 20 nanoseconds.
- 14. Connect the channel 1 scope probe to TP4A, and probe ground to TP13. Connect the channel 2 scope probe to TP4B, and probe ground to TP14. Adjust R111 for a 9-nanosecond pulse on TP4A. Adjust R110 to center the signal on TP4A within the edges of the signal on TP4B. Refer to steps 12 and 13 above.
- 15. Connect the channel 1 scope probe to TP1A and probe ground to TP5. Connect the channel 2 scope probe to TP1B and probe ground to TP8. Adjust R47 for a 9-nanosecond pulse on TP1A. Adjust R112 to center the signal on TP1A within the edges of the signal on TP1B. Refer to steps 12 and 13 above.
- 16. Connect channel 1 scope probe to TP2A and probe ground to TP12. Connect the channel 2 scope probe to TP2B and probe ground to TP12. Adjust R11 for a 9-nanosecond pulse on TP2A. Adjust R113 to center the signal on TP2A within the edges of the signal on TP2B. Refer to steps 12 and 13 above.
- 18. To adjust the plotter output depress:

MASTER MENU PLOTTER, menu key A MAX, MAX, menu key 2

Connect a voltmeter to the PLOT X output on the rear panel. Adjust R65 for 10 +/-0.01 V. Connect the voltmeter to the PLOT Y output on the rear panel. Adjust R66 for 10 +/-0.01 V.

ADC CALIBRATION PROCEDURE

The following nine notes apply to all of the ADC Calibration Procedures.

********* * CAUTION * ******

- 1. The high component density on this circuit board requires special care when performing measurements. Use an insulated probe with only a small portion of its tip exposed to avoid shorting adjacent components.
- 2. References to the TOP, BOTTOM, LEFT, or RIGHT of a component is based on viewing the component side of the circuit board with the board edge connector facing down. References to the OUTSIDE of a component refers to the end of the component facing away from the circuit board. The OUTSIDE designation, in this procedure, refers to placing a probe on a resistor that is mounted on end rather than lying down.
- 3. Channel A ADC is the one closest to the right side of the 4500; Channel B ADC is the second circuit board in from the right side of the 4500.
- 4. Currently, there are two different revisions of the ADC circuit board; specifically, ETCH A and ETCH C. Several steps in the alignment procedure require probing various points on the different etch boards. ETCH A boards have the ETCH A designation on the solder side near the edge connector. ETCH C boards have the ETCH C designation on the component side near the top center of the board.
- 5. The channel A and channel B ADC boards have different jumper connections on their solder sides and are not interchangeable unless these jumpers are modified. Figure 4-1 shows the solder side of the ADC circuit board and which jumper pads are to be connected for the ADC to operate with a particular channel. In Figure 4-1 only those jumpers labeled A should be inserted for channel A operation. Likewise, only those jumpers labeled B should be inserted for channel B operation.
- 6. When an ADC is being aligned on an extender board, a fan should be set up to blow air along the length of the ADC from the rear of the 4500 toward the front. This fan causes component temperatures to be similar to those when the board is in the card cage, and yields a more accurate alignment.

********** * CAUTION * ******

7. Power to the 4500 must be turned off when inserting or removing any of the printed circuit boards, or when inserting or removing board connectors as in step 1. Alignment Procedure below.




Figure 4-1. ADC Circuit Board Jumpers

- 8. It is suggested that before a complete ADC calibration according to the following procedure is undertaken, a performance check be done. This may indicate that complete calibration is unnecessary. Overall performance may be evaluated by two tests. These are the 33-MHz Alias Test outlined in step 44, and the CAL numbers check in the SELF TEST menu. If the 33-MHz aliased sinewave is acceptable, then the ADC needs no adjustment except possibly for the auto cal circuitry. By selecting CAL in the SELF TEST menu, the amount of correction currently necessary to bring the ADC into calibration will be indicated on the display. A newly calibrated ADC will show cal correction numbers less than ± -30 . The maximum cal correction range available is ± 127 to -128. The range of numbers shown will indicate how much of the auto cal range has been used and therefore how much is still available. If the numbers are approaching +/-100 then recalibration may soon be necessary. Additional performance verification tests that may be run are the Bandwidth Adjustment test in step 45, and the Trigger Level Adjustment in steps 46 through 50.
- 9. When measuring signals on the ADC during the alignment procedure, high frequency measurement techniques must be used. This generally means the use of 500 ohm or FET probes, and short ground leads. Familiarity with the measurement of ECL level signals is also necessary. When adjusting the ADC, all probes must be disconnected from circuit points unless called for in the step being executed.

Alignment Procedure Setup

- 1. At the 4500, set POWER OFF. Remove the input coaxial connector attached to the attenuator and place the ADC to be aligned on an extender board. The coaxial cable carrying the trigger signal from the attenuator is only attached to the channel A ADC and should be left connected. The ribbon cable should also be left connected.
- 2. On the MPU, set the 8 position DIP switch to hexadecimal 7F by closing the number 8 switch and opening the remaining switches. This action disables the AUTO CAL, which interferes with alignment if left enabled. Set POWER ON at the 4500 (or if power is on, press the RESET switch next to the DIP switch on the MPU board) to start the MPU operating in this mode.
- 3. Using front panel controls, set the TRIGGER DELAY to 0, the POST TRIGGER SWEEP SPEED to 40 uS/div, the PRE TRIGGER SWEEP SPEED to off (by increasing beyond 10 S/div), the OFFSET VOLTAGES to 0, and SENSITIVITIES to 10 mV/div. Using menu selections, select TRC 1 to be either A for aligning the channel A ADC or B for aligning the channel B ADC. Select TRC 2 to be off. Select TRIG SRC to be MANUAL; this action disables triggering which might cause confusing results during alignment.

Power Supply and Reference Voltage Check.

See Figure 4-2 for test and adjustment locations used in the following steps.

1. Ensure the power supply voltages have been adjusted prior to adjusting the ADC. Supply voltages may be checked by placing the digital voltmeter (DVM) probe ground on the top (positive end) of C270 and probing the following edge connector pins. The supply voltages should be within the tolerances indicated below:

ADC Connector Pin	Voltage
30	+5.0 V +/-50 mV
22	-5.2 V + /-50 mV
26	-2.0 V + / -50 mV
72	+18.0 V +/-50 mV
70	-18.0 V +/-50 mV

- 2. Leave probe ground on the top of C270. Probe the bottom of C270. Adjust R548 for -15.025 V + /-15 mV.
- 3. Probe the top of C271. Adjust R553 for +15.025 V +/-15 mV.
- 4. Probe the circuit board feedthrough to the right of C223. Adjust R561 for +10.003 V +/-1 mV. Probe the left end of R333 (Figure 4-3) and verify that it measures -10.003 +/-0.225 V. Probe the left end of R334 (Figure 4-3) and verify that it measures +10.003 +/-0.225 V. These last two measured voltages are not adjustable, but are derived from the reference set by R561. They should be checked for correctness.

See Figure 4-3 for test and adjustment locations used in the following steps.

5. This step adjusts the thermal compensation circuit if it is present. Newer boards have this circuitry removed and this step may be skipped if the components referenced do not exist. When performing this step it is normal for the measured voltage to drift between 50 to 80 mV during adjustment. This changing is especially evident if air flow around the circuit is changed. Probe U23 pin 7. Allow the circuit to stabilize for a few seconds after the DVM is connected. Adjust R528 for +60 mV +/-10 mV. Check the voltage on U23 pin 1, and verify that it is -60 mV +/-10 mV. Probe the wiper of potentiometer R323. Adjust R323 for 0.0 V +/-1 mV.




Figure 4-2. Power Supply Adjustment Test Points




Figure 4-3. Power Supply (Thermal Compensation) Test Points

- 7. In this step several critical voltages are measured but there are no adjustments to be performed. If the measured values are not within the tolerances specified, a circuit problem is evident and must be repaired for proper operation. Probe the top of R205. The measured voltage must be +11.5 + /-0.4 V. Probe the outside end of R559. See Figure 4-2. The measured voltage must be +6.0 + /-0.3 V. Probe the outside end of GR5. See Figure 4-4. The measured voltage must be -8.8 + /-0.3 V.
- 8. Probe the top of R161. Adjust R178 for $\pm 2.0 \text{ V} \pm -2 \text{ mV}$.
- 9. Probe the bottom of R191. Adjust R179 for -2.0 V +/-2 mV.

Offset and CAL DAC Adjustment

See Figure 4-5 for test and adjustment locations used in the following steps.

- 10. Place probe ground on TP1. Set the DIP switch on the MPU board to hexidecimal OD by closing switches numbered 8, 7, 6, 5, and 2, and opening switches numbered 4, 3, and 1. Press the RESET switch next to the DIP switch to start the CAL DAC adjustment procedure. In this procedure, each time the MASTER menu button is pressed, the CAL DAC changes its output. The output alternates between ± 10 V and ± 10 V. These two voltages are used in steps 12 and 13.
- 11. Probe U60 pin 1. Adjust R540 for 0 + /-100 uV. Probe U60 pin 7. Adjust R539 for 0 + /-100 uV.
- 12. Probe TP2. Press MASTER until the voltage at TP2 is negative. Adjust R536 for -10.000 V +/-100 uV. Press MASTER to obtain a positive voltage on TP2. Adjust R541 for +10.000 V +/-100 uV. Repeat steps 11 and 12 until all voltages are within tolerance.
- 13. Probe TP3. Press MASTER to obtain a positive voltage. Set R538 for +2.034 V +/-100 uV. Press MASTER to obtain a negative voltage. The negative voltage should be -2.034 V +/-10 mV.

First Stage Amplifier Adjustment

See Figure 4-4 for test and adjustment locations used in the following steps.

- 14. Place the probe ground on the top of C270. See Figure 4-5. Set the DIP switch on the MPU to 7F by closing switch number 8 and opening switches 1 through 7. Press the RESET switch next to the DIP switch.
- 15. Probe the emitter of Q6. See Figure 4-4. Adjust R21 for +7.180 V +/-10 mV.




Figure 4-4. Test Point Locations




Figure 4-5. Offset and CAL DAC Adjustment Test Points

- 16. Probe the emitter of Q5. Adjust R34 for +6.390 V +/-10 mV.
 - 17. Move probe ground to the outside end of R47. Probe the case (collector) of Q6. Adjust R12 for $\pm 1.200 \text{ V} + /-10 \text{ mV}$.
 - 18. Move probe ground to the outside end of R17. Probe U2 pin 10. Adjust R20 for 0 volts ± 10 mV.
 - 19. Move probe ground on the top of C270. See Figure 4-5. Probe the outside end of R50. See Figure 4-4. Adjust R35 for \pm 3.960 V \pm 1 mV.
 - 20. Probe the outside end of R48. Adjust R30 for 0.0 V +/-1 mV.

TRACK and HOLD CIRCUIT ADJUSTMENT

21. Move probe ground to the left end of R143. Probe the right end of R143. Adjust R99 for -2.600 V + /-5 mV.

See Figure 4-6 for test and adjustment locations used in the following steps.

- 22. Set an oscilloscope to 50 mV/div, DC input coupling, and 0.1 uS/div, using a 500 ohm or FET probe. Place the scope probe ground on the bottom of R205. Probe the right end of R438. Adjust R104 to obtain the flattest possible trace, disregarding spikes every 200 nanoseconds. Note the spikes are only every 200 nanoseconds if the 4500 sweep rate is set to 40 uS/div as specified in step 2 of this alignment procedure. The spikes should have an amplitude less than 50 mV peak-to-peak. See Figures 4-7, 4-8, and 4-9. If the spikes are greater than 50 mV peak-to-peak perform step 23. If the spikes are between 30 and 50 mV, wait until the 33-MHz Alias Test is performed (step 44). If the results of the 33-MHz Alias Test are not acceptable, then perform step 23 (as noted in the Alias Test) and return to the Alias test.
- 23. Gently bend the wire stub soldered to the top or bottom lead of CR9 toward the top or bottom of the circuit board, so the peak-to-peak amplitude of the 200-nanosecond spikes referred to in step 22 are minimized. If CR9 does not have a wire stub soldered to one of its leads, a one quarter inch stub (made from a one quarter watt resistor lead) must be soldered to the top or bottom lead to perform this adjustment. Determined by trial which lead to add the stub to so bridge capacitance is balanced and spike amplitude is minimized.




Figure 4-6. Track and Hold Adjustment Test Points




Figure 4-7. Track and Hold Waveform Showing Nonflat Performance




Figure 4-8. Track and Hold Waveform With 50MV P-P Spikes




Figure 4-9. Track and Hold Waveform With 30 MV P-P Spikes

Second Stage Amplifier Adjustment

- 24. Connect the DVM probe ground to the top of C270. See Figure 4-5. Probe the left side (negative side) of C65. Note that on an ETCH A board it may be difficult to reach the left side of C65. In this event, use the outside end of R82, which is the same circuit point. Adjust R80 for -5.760 V +/-10 mV.
- 25. Probe the outside end of R87. Rotate R59 fully counterclockwise and then turn R59 clockwise to obtain -0.600~V~+/-10~mV. Note that it is possible to continue to turn this potentiometer clockwise and reach another point where the measured voltage is -0.600~V; therefore, the potentiometer is initially turned fully counterclockwise.
- 26. Place probe ground on the outside end of R86. Probe U6 pin 10. Adjust R89 for 0.0 V +/-10 mV.
- 27. Place probe ground on the top end of C270. See Figure 4-5. On an ETCH C board, probe the outside end of R117. On an ETCH A board, probe the COLLECTOR (right side) of Q11. Adjust R76 for -1.200 V + /-1 mV.

Third Stage Amplifier DC Adjustment

See Figure 4-10 for test point and adjustment locations used in the following steps.

- 28. On an ETCH C board probe the outside end of R392. On an ETCH A board probe U31 pin 9. Adjust R404 for $8.27\ V +/-10\ mV$.
- 29. Probe the emitter of Q40. Adjust R422 for 4.09 V + /-10 mV.
- 30. Probe U31 pin 13. Adjust R414 for 8.62 V +/-10 mV.
- 31. Place probe ground on the top of R389. Probe the bottom of R389. Adjust R427 for 2.12 V \pm 10 mV.
- 32. On an ETCH C board, place probe ground on the top end of R398. On an ETCH A board, place probe ground on U8 pin 13. Probe U8 pin 10. Adjust R118 for 0.0 V \pm 10 mV.
- 33. Set an oscilloscope to 50 mV/div, DC input coupling, and 0.1 uS/div, using a 500 ohm or FET probe. Place the scope probe ground on the bottom of R205. Probe the right end of R438. Adjust R424 until the flat part of the trace is at 0.0 volts.




Figure 4-10. Third Stage Amplifier Test Points

- 34. If the channel A ADC is being calibrated, perform the Channel A Attenuator Calibration Procedure, and the External Trigger Attenuator Calibration Procedure at this time. If the channel B ADC is being calibrated, perform the Channel B Attenuator Calibration Procedure at this time. These procedures may be found in the Attenuator Calibration Procedures section of this manual.
- 35. In the next steps, the gain of each of the first, second, and third stage amplifiers is set to approximately the desired value using an oscilloscope; the gain is then set more precisely using a DVM. The oscilloscope is used first to ensure that none of the stages are saturating. Connect to the attenuator input (front panel BNC) for channel A or channel B a 1 kHz, 50 mV peak-to-peak, sinewave. Using the CHNL A or CHNL B menu, set the input coupling to AC. Connect a 10 Megohm (X10) probe to an oscilloscope. Connect the scope probe ground lead to the bottom probe point (the point with the round pad) of the probe point pair located at the top left corner of the circuit board. Connect the scope probe tip to the upper probe point (the point with the square pad) of this probe point pair. Adjust the input sinewave for a 100 mV peak-to-peak signal measured at these probe points.
- 36. Move the probe to the probe point pair located to the left of R64, R65, and R66. Connect probe ground to the round pad and the probe tip to the square pad. Adjust R25 to obtain a 590 mV peak-to-peak sinewave.
- 37. Move the scope probe ground to the bottom of R205. Connect the scope probe tip to the right end of R438. At this point, there should be a 2.5 V peak-to-peak sinewave with no DC offset. If necessary, adjust R424 for 0 offset and R409 for 2.5 V peak-to-peak.
- 38. Repeat steps 35, 36, and 37 with a DVM as follows: Ensure the DVM has a frequency response that accurately measures 1 kHz and that the frequency response of the DVM does not change as the DVM range is changed. Set the DVM input coupling to AC. Place the DVM probe on the probe points at the top left corner of the board and adjust the input sinewave for 20 mV rms.
- 39. Place the probe on the probe points to the left of R64, R65, and R66. Adjust R25 to obtain 117 mV rms.
- 40. Place the probe ground on the bottom of R205 and probe the right side of R438. Adjust R409 to obtain 0.5 V rms. Set the DVM input coupling to DC and adjust R424 for 0.0 V. Switch the DVM input coupling back to AC and check for 0.5 V rms. Adjust R409 again, if necessary. Repeat step 40 until both values are obtained.

Second Stage Amplifier Rise Time Adjustment


41. Connect a 50 ohm terminator to the 4500 input. Connect the -1 Volt Fast Rise output of a PG506 pulse generator to the 50 ohm terminator and set the pulse amplitude to -1 V. Set the PG506 pulse period to 4 uS. Set the 4500 input coupling to AC, SENSITIVITY to 0.2 V/div. OFFSET to 0 V, and PRE TRIGGER and POST TRIGGER SWEEP speeds to 1 mS/div. Using an oscilloscope with a 500 ohm or FET probe with a short ground lead, connect the probe to the probe points above C65. The probe ground connects to the probe point with the round pad and the probe tip connects to the probe point with the square pad. Set the oscilloscope sweep speed to 10 nS per division and its sensitivity to show a 5 division high trace. Trigger the scope so the rising edge of the waveform at the probe points is visible. Using a nonmetallic adjustment tool, adjust C10, C45, and C46 to obtain the squarest possible pulse corner as the pulse rises to zero volts. There should be no overshoot and the pulse top should be flat. See Figures 4-11, 4-12, 4-13, and 4-14. Change the oscilloscope sweep speed to 5 nS per division and fine tune C10, C45, and C46 to obtain a 7- to 9-nanosecond rise time. This rise time should be measured from one half division above the bottom of the trace to one half division below the top of the trace (the 10% to 90% points). Change the oscilloscope back to 10 nS per division and ensure there is no overshoot as shown in Figure 4-14.

Data Ready. Strobe Adjustment

42. See Figure 4-15 for test point and adjustment locations used in the following steps. This step is referenced in the Sweep and Record Calibration Procedure, and if the Sweep and Record board has been calibrated this step will already have been performed. If it has not been performed, it should be done as follows. Set the 4500 PRE TRIGGER and POST TRIGGER SWEEP speeds to 2 uS/div. With a 500 ohm or FET probe, observe the ECL signals on U77 pins 12 and 13. A ground for the probe may be obtained on U73 pin 16. The signals on U77 pins 12 and 13 should be good ECL levels with approximately 50 percent duty cycles. If these signals are not good ECL levels with approximately 50 percent duty cycles, adjust R668 for the best possible signals at these points. All these adjustments are approximate at this point and will be finely tuned later in the procedure.


Comparator Adjustment

43. Initiate the Channel A Alignment Aid diagnostic if aligning the channel A ADC, or the Channel B Alignment Aid diagnostic if aligning the channel B ADC. The Channel A Alignment Aid is initiated by setting the MPU DIP switch to 10H (switch 5 opened and all other switches closed) and depressing the RESET switch. The Channel B Alignment Aid is initiated by setting the MPU DIP switch to 11H (switches 1 and 5 opened and all other switches closed) and depressing the reset switch. See the section on 4500 Built-in Manufacturing Diagnostics (Chapter 3) for further information on initiating these aids. The alignment aids bypass all 4500 controls and disconnect all input signals; therefore, the 4500 setup and inputs do not have to be changed.




INCORRECTLY ADJUSTED RESPONSE IS TOO SLOW.

Figure 4-11. Second Stage Amplifier Rise Time Too Slow




INCORRECTLY ADJUSTED; RESPONSE SHOWS OVERSHOOT.

Figure 4-12. Second Stage Amplifier Rise Time Showing Overshoot



INCORRECTLY ADJUSTED; RESPONSE HAS SLIGHT OVERSHOOT AND RISE TIME IS 10.5 NS.

Figure 4-13. Second Stage Amplifier Rise Time With Slight Overshoot



CORRECTLY ADJUSTED; 10% TO 90% RISE TIME IS 9 nS.

Figure 4-14. Second Stage Amplifier Rise Time Correctly Adjusted




Figure 4-15. Second Stage Amplifier Test Points

The display shows an 8-division high by 8-division wide graticule, and when the ADC is adjusted a waveform will also be shown. There are eight pairs of pots, and two extra pots that must be adjusted. Each pair of pots controls the displayed waveform in one of the horizontal display divisions. One of the pots in each pair controls the vertical position of the waveform in its corresponding division, and the other controls the splitting of the waveform in its corresponding division. Figure 4-16 shows waveform splitting in the third division. The two extra pots control the slope of the waveform sections in all eight divisions. Figure 4-17 shows all eight sections sloped.

On a newly built board that has never been calibrated, the following adjustments need to be made to initially set the potentiometers referenced. On a board that has been operational, or on one that has been factory tested, the initial setting step should not be performed.

Initial settings of all pots must be performed using a DVM. Connect DVM probe ground to the top of C270. See Figure 4-5. Connect the probe to U40 pin 6. Adjust R181 to obtain +0.2 +/-0.1 V. Connect the probe to U40 pin 5. Adjust R180 to obtain +1.1 +/-0.1 V. Next probe across (with the probe ground on one end and the probe tip on the other end) the resistors, adjust the pots, and obtain the voltages shown in the following table.

Probe Across	Adjust Pot	Obtain Voltage
R637	R177	4.00 V +/-10 mV
R608	R176	4.00 V +/-10 mV
R562	R175	4.00 V +/-10 mV
R456	R174	4.00 V +/-10 mV
R453	R173	4.00 V +/-10 mV
R208	R172	4.00 V +/-10 mV
R263	R171	4.00 V +/-10 mV
R297	R170	4.00 V +/-10 mV

Connect the DVM probe ground to the top of C270. See Figure 4-5. Probe the left sides of the capacitors, adjust the pots, and obtain the voltages shown in the following table.

Probe Left Side Of	Adjust Pot	Obtain Voltage
C82	R162	+1.75 V +/-10 mV
C83	R163	+1.25 V +/-10 mV
C84	R164	+0.75 V +/-10 mV
C86	R165	+0.25 V +/-10 mV
C87	R166	-0.25 V + / -10 mV
C93	R167	-0.75 V +/-10 mV
C94	R168	-1.25 V +/-10 mV
C95	R169	-1.75 V +/-10 mV

Initial settings are now complete and a waveform similar to those in Figures 4-16, 4-17, and 4-18 should be displayed. If no waveform is shown then check for 0 offset voltage between the bottom of R205 and the right side of R438 as per step 40 of this procedure. Readjust R424 for 0 offset voltage if necessary.




Figure 4-16. Comparator Misadjustment With Waveform Splitting




Figure 4-18. Correct Comparator Waveform


Now that a waveform is displayed, adjust Resistors R169, R168, R167, R166, R165, R164, R163, and R162 so the vertical position of each of the waveform section lies on the zero line of the display, plus or minus 1 division. Adjust R180 and R181 to minimize the sloping of (and any spikes in) the waveform sections. Adjust R170, R171, R172, R173, R174, R175, R176, R177 so the splitting of each waveform section is zero. See Figures 4-16, 4-17, and 4-18. Repeat the above adjustments until all sections are flat and at the zero reference line of the display. Note that a final adjustment to plus or minus one half LSB, which is equivalent to plus or minus one vertical division is acceptable.

33-MHz Alias Test

44. Set the 4500 SENSITIVITY to 0.2 V/div, OFFSET to 0 V, Input Coupling to AC, POST TRIGGER SWEEP Speed to 400 nS/div, PRE TRIGGER SWEEP Speed off, Trigger Source to Auto Trigger on the channel being aligned, and Trace Mode to Dots. Connect a 33-MHz sinewave to the front panel BNC input for the channel being aligned. Set the sinewave amplitude for just less than 4 divisions peak-to-peak on the 4500 display. Adjust the sinewave frequency until stable overlapping sinewaves appear on the display (see Figures 4-19 and 4-20). This is not a display of the actual 33-MHz waveform, but is an aliased sinewave. Adjust R668 in both directions to determine the positions at which the aliased sinewave breaks up. Leave R668 set in the middle of the range, within which the sinewave remains sinusoidal. Use an oscilloscope with a 500 ohm or FET probe and place the scope probe ground on the bottom of R205 and the probe tip on the right side of R438. Adjust C201 to maximize the peak-to-peak amplitude shown on the scope and C200 to minimize the peak-to-peak amplitude shown on the scope. Adjust R661 and R718 for the smoothest aliased sinewave shown on the 4500 display (see Figures 4-19 and 4-20) and adjust C200 and C201 for the smoothest aliased sinewave. Repeat the adjusting of R668, C200 and C201, and R661 and R718 for the best aliased sinewave. If a good aliased sinewave can not be obtained, the diode bridge capacitance may have to be adjusted as outlined in steps 22 and 23.

Bandwidth Adjustment

45. Input a sinewave to the 4500 of approximately 660 kHz (1.5-uS period) and adjust the sinewave's amplitude to 6 divisions peak-to-peak as shown on the 4500 display. Change the frequency to 35 MHz without readjusting input amplitude. The 4500 display should now show a sinewave of 4.3 to 5.7 divisions peak-to-peak. If the amplitude is outside these limits, then readjust the pulse response of the input amplifiers as described in step 41.



Tiqure 4-19. 33-MHz Alias Test Showing Acceptable Adjustment




Figure 4-20. 33-MHz Alias Test Showing Perfect Adjustment

Trigger Level Adjustment

46. Turn AUTO CAL on by setting the MPU DIP switches to FFH (all switches open) and pressing the MPU RESET switch.

Set the 4500 as follows:

CHANNEL A SENSITIVITY to 1 V/div
CHANNEL B SENSITIVITY to 1 V/div
CHANNEL A OFFSET to 0 V
CHANNEL B OFFSET to 0 V
POST TRIGGER SWEEP speed to 20 uS/div
PRE TRIGGER SWEEP speed off
TRIGGER DELAY to 0 S
TRIGGER LEVEL to 0 V
Input coupling to AC
Trigger coupling to AC
Trigger slope to POS
Trigger source to A AUTO (or to B AUTO if adjusting the channel B ADC)

In this procedure the major cursor is used to measure the trigger level at the trigger point. Select the F(CRSR) menu, then select the T(M-T) function. Set the major cursor position using the MAJOR CURSOR rocker switch so the T(M-T) readout located near the major cursor line on the display reads 0. This action sets the major cursor on the trigger point of the display, which will be located one division in from the left side of the display screen. Using the F(CRSR) menu, select the V(M) function. With the major cursor now set on the trigger point, the cursor V(M) readout will show the trigger voltage.

47. See Figure 4-21 for test point and adjustment locations used in the following steps. Put a 500-Hz, 8 V peak-to-peak triangle wave into the front panel BNC input of the channel being adjusted. A ramp that goes through -3 V and +3 V should appear crossing the screen. Adjust R360 so the V(M) readout is 0 + /-0.2 V. Change the trigger level to +3 V and note the V(M) readout value. Set the trigger level to -3 V and note the V(M) readout value. Adjust R360 so the first V(M) readout value is below +3 V the same amount as the second V(M) readout value is above -3 V. This adjustment sets the offset of the trigger amplifier. Adjust R663 so the V(M) readout is +3 +/-0.2 V when the trigger level is set to +3 V and so the V(M) readout is -3 +/-0.2 V when the trigger level is set to -3 V. R663 adjusts the gain of the trigger amplifier. Both R360 for offset and R663 for gain may have to be adjusted again to achieve these two values.

48. Change the trigger slope to NEG. When the trigger level is set to +3 V, the V(M) reading should be +3 V +/-0.2 V. When the trigger level is set to -3 V, the V(M) reading should be -3 V +/-0.2 V.




Figure 4-21. Trigger Level Test Point and Adjustment Locations

- 49. Change the trigger slope to ENT BAND. The V(M) reading should switch between ± 3 V ± 1 0.2 V and ± 3 V ± 1 0.2 V. If one of these two values is out of tolerance, adjust R360 (trigger amplifier offset) to bring both within tolerance. This action sacrifices some accuracy on POS or NEG slope triggering to yield better accuracy on ENT band triggering and a better compromise on overall trigger level accuracy.
- 50. Perform this step only if the channel A ADC board is being calibrated. Connect the input signal simultaneously to the front panel External Trigger BNC input and to the Channel A input BNC connector. Using the TRIG SRC menu set the trigger source to EXT. Verify that the V(M) readout is +3 +/-0.2 V when the trigger level is set to +3 V, and that the V(M) readout is -3 +/-0.2 V when the trigger level is set to -3 V. If necessary, adjust the trigger balance potentiometer (R101) on the Attenuator board to achieve these readings.

AUTO CAL and DNL Tests

51. To further verify ADC performance, the AUTO CAL self test and the DNL self tests should be performed. The AUTO CAL self test indicates the amount of correction required for the ADC input amplifiers to have the proper gain and offset. The channel A and channel B DNL tests show an indication of the differential nonlinearity of these two ADCs.

To initiate the AUTO CAL self test depress:

MASTER MENU TEST, menu key C CAL, menu key 8

The CAL correction factors will be displayed as shown in Figure 4-22.

An ADC, when first calibrated, should exhibit all its CAL correction factors in the range of 0 to ± -30 . This test should be performed with the 4500 covers in place, and with the unit operated long enough to reach a stable operating temperature.

If any offset correction factor is greater than ± 1.30 , lift the 4500 top cover and adjust R76 on the ADC board with the out of range offset correction factor. This adjustment may be reached with the ADC boards in place and operating. The correction factors should be observed during adjustment and minimized.

If any gain correction factor is greater than +/-30 then adjust R409 (see Figure 4-15) on the ADC board needing adjustment. R409 is not accessible while the ADC is in place. If R409 needs adjustment, the 4500 will have to be powered down, the ADC removed, R409 adjusted a small amount, and the ADC and the top cover replaced.




Figure 4-22. CAL Correction Factors Display




Figure 4-23. DNL Test (Slow Version) Correct Waveform

After the gain or offset is changed, observe the correction factors for a few minutes as they stabilize. Readjust R76 or R409 as necessary.

To terminate the AUTO CAL display depress:

HALT, menu key C

The A DNL self test should now be initiated. From the SELF TEST menu depress:

A DNL, menu key 5

The display (see Figure 4-23) shows a histogram of the differential nonlinearity of the ADC for channel A, averaged over a large number of acquisitions.

There are two software versions of this test. In some 4500s (software versions 3.4 and earlier), the DNL test is performed continuously, with the results appearing on the display approximately two times a second. In other 4500s (software versions 4.0 and later), the test is performed once, each time the A DNL key is depressed. The result takes approximately 12 seconds to appear on the display. Figure 4-23 shows an example of the slower version of the test. In the faster version, less averaging is done and more noise (peak-to-peak variation) is apparent in the result. In the slower version more averaging is done and the result shows less peak-to-peak variation. The DNL test is designed to ensure a differential nonlinearity of +/- one half LSB.

In the fast version, an acceptable result shows no more than two amplitude peaks greater than +/-1 division at any one waveform point within five successive tests.

In the slow version, an acceptable DNL result shows a histogram on the zero line +/-1 division. There should be no amplitude peaks greater than +/-1 division.

Next perform the B DNL self test. From the SELF TEST menu depress:

B DNL, menu key 7

Interpret the results as discussed above.

If the channel A or channel B DNL test fails, check that there is good electrical contact between the aluminum shield that is mounted to the back of the ADC board that fails the test, and the spring metal tab that is mounted to the chassis next to the ADC board card guide. If there is good contact, then the problem is most likely the adjustment of the track and hold circuitry.

If necessary, repeat steps 22 and 23.

INPUT and EXTERNAL TRIGGER ATTENUATORS CALIBRATION PROCEDURES

1. The following procedures are used to adjust the attenuators for channel A, channel B, and the external trigger input. These three attenuators are independent; therefore, individual adjustment of one does not affect the others. If one of the channel or trigger attenuators is not to be adjusted, disregard the associated steps.

To access the Attenuator board for adjustment, remove the four screws that attach the front panel bezel to the front casting. When the screws have been removed, the front bezel assembly may be tilted forward to access the adjustments. Ensure that only an insulated adjustment tool is used, as it is easy to short circuitry on the attenuator board to the metal access panel.

Channel A or Channel B IP BALANCE Adjustment

2. Set the channel A or Channel B (whichever channel is being aligned) sensitivity to 0.001 V/div. Connect DVM probe ground to the outer shell of the front panel BNC connector for the channel being aligned. Connect the probe to the inner conductor of the same BNC connector. Measure the DC voltage present on the BNC connector and adjust the IP BALANCE control (R39 for channel A or R86 for channel B) for 0.0 V +/-100 uV. This measurement is extremely sensitive to electromagnetic interference. Static discharge caused by the moving of feet or clothing may result in variations in DVM readings that exceed 100 uV. These variations can be minimized by using a shielded cable on the DVM and reducing body motion while observing the settling of the DVM reading. When this adjustment has been performed it should be verified by setting the trigger source, using the TRIG SRC menu, to either A/AUTO or B/AUTO. Depress AUTO ARM. the input BNC connector for the channel being aligned, with a BNC shorting plug or 50 ohm terminator. There should be no movement of the trace as the input is shorted and opened. If necessary, readjust the IP balance control of the channel being calibrated.

Channel A or Channel B OP BALANCE Adjustment

3. See Figure 4-21 for ADC test and adjustment locations. Disconnect the coaxial cable from the attenuator channel being aligned to the ADC. Place DVM ground on the top of C270. With the DVM, probe the outside end of R50 on the ADC board associated with the channel being aligned. Verify a voltage of +3.96 +/-1 mV. If necessary, adjust R35 on the ADC board to achieve this voltage. Now connect the coaxial cable from the attenuator to the ADC. The voltage on the outside end of R50 on the ADC board should be +3.96 +/-1 mV. If it is not, adjust the OP BALANCE control on the attenuator for the channel being aligned (R28 for channel A or R74 for channel B), so +3.96 +/-1 mV is obtained. The voltage should remain constant while the coaxial cable is connected or disconnected.

External Trigger TRIGGER BALANCE Adjustment

- 4. Ensure the external trigger attenuator output coaxial cable is plugged into connector J3, the trigger input connector, on the channel A ADC board. On the channel A ADC board, place probe ground on the outside end (the end away from the circuit board) of R351. This is a 1 Megohm resistor near the left edge of the ADC circuit board below relay K5. Probe the left end of resistor R362. This resistor is located below relay K7. Using the TRIG SRC menu select EXT (external trigger). With no signal applied to front panel trigger input BNC connector, adjust the TRIGGER BALANCE control R101 for 0.0 V +/-100 uV.
- 5. The following steps require a pulse generator that generates pulses that are flat to 0.5% or less. A Tektronix PG506 is recommended. The PG506 has two fast rise outputs and a high amplitude output. The pulses from these outputs go to either a positive or negative voltage level and then back to ground. The flat part of these pulses are at ground. This zero voltage level portion of the waveform should be used in these adjustment procedures.
- 6. The following steps adjust the frequency compensation and the input capacitance of the amplifiers. The input capacitance adjustments set the input capacitance to 30 pF. When adjusting the input capacitance, a calibrated 30 pF input standardizer (part no. 0285-0109-10) is driven by a pulse generator, and the attenuator is adjusted to achieve a square pulse.

Channel A or Channel B AC/DC Control and I/P CAP X1 Adjustment

7. Connect a 50 ohm terminator to the 4500 front panel BNC input connector. Use a Tektronix PG506 pulse generator, and use the PG506 fast rise output that goes from a negative voltage to ground. Connect this output to the 50 ohm terminator. Set the PG506 to output voltage to approximately 100 mV peak-to-peak, and its period to 100 mS. Adjust the 4500 SENSITIVITY to 0.01 V/div, OFFSET to 0, PRE TRIGGER and POST TRIGGER SWEEP speeds to 20 mS/div, and input coupling to DC. Using the TRIG SRC menu select A/AUTO if calibrating channel A, or B/AUTO if calibrating channel B. Depress AUTO ARM. Adjust the AC/DC control (R18 for channel A or R82 for channel B) to obtain the squarest possible pulse corners on the 4500 display as the pulse rises to zero from its negative level. Replace the 50 ohm terminator with the RC input standardizer. Change the PRE TRIGGER and POST TRIGGER SWEEP speeds to 20 uS/div. Change the PG506 period to 100 uS. Adjust the I/P CAP X1 adjustment (C10 for channel A or C42 for channel B) to obtain the squarest possible pulse corners.

Channel A or Channel B COMP X10 and I/P CAP X10 Adjustment

8. Remove the RC input standardizer and place the 50 ohm terminator on the channel BNC input. Change the 4500 SENSITIVITY to 0.1 V/div. Leave the PRE TRIGGER and POST TRIGGER SWEEP speeds at 20 uS/div. Set the PG506 to output approximately 1 V peak-to-peak and 100 uS period. Adjust the COMP X10 control (C7 for channel A or C39 for channel B) to obtain the squarest possible pulse corners as the pulse rises to zero from its negative level. Replace the 50 ohm terminator with the RC input standardizer. Adjust the I/P CAP X10 adjustment (C5 for channel A or C37 for channel B) to obtain the squarest possible pulse corners.

Channel A or Channel B COMP X100 and I/P CAP X100 Adjustment

9. Remove the RC standardizer and place the 50 ohm terminator on the BNC input of the channel being adjusted. Change the 4500 SENSITIVITY to 1 V/div. Use the high amplitude output of the PG506 and set the output voltage to its maximum (approximately 5 V peak-to-peak). Adjust the COMP X100 control (C16 for channel A or C48 for channel B) to obtain the squarest possible pulse corners as the pulse rises to zero from its negative level. Replace the 50 ohm terminator with the RC input standardizer. Adjust the I/P CAP X100 adjust-ment (C12 for channel A or C44 for channel B) to obtain the squarest possible pulse corners.

External Trigger COMP and I/P CAP Adjustment

10. To adjust the trigger attenuator frequency compensation, use an oscilloscope with its probe compensated to show a square response to a squarewave input. On the channel A ADC board (into which the trigger output signal coaxial cable is connected) attach the scope probe ground to the outside end of R351. Attach the scope probe tip to the left end of R362. Set either of the PG506 fast outputs to put out approximately 300 mV peak-to-peak. Set the PG506 period to 100 uS. Connect the 50 ohm terminator to the 4500 front panel trigger input. Connect the PG506 output to the 50 ohm terminator. Using the TRIG SRC menu select EXT (external trigger). Set the oscilloscope to 50 uS/div and 20 mV per div. Adjust the trigger COMP adjustment (C74) to obtain the squarest possible squarewave. Replace the 50 ohm terminator with the RC input standardizer. Adjust the trigger I/P CAP adjustment (C73) to obtain the squarest possible pulse corners.

CHAPTER 5 THEORY OF OPERATION

INTRODUCTION

The following paragraphs describe the 4500 Theory of Operation at the functional signal flow level by referring to the block diagram, Figure 5-1. Following this description, each board is described in detail at the component level referring to the appropriate schematic in Chapter 6.

4500 DIGITAL OSCILLOSCOPE BLOCK DIAGRAM DESCRIPTION

The following block diagram shows the major system components and the passage of data among them. Not shown is the control of the components which is effected from the MPU board to the ADC board, the Sweep and Record board, the Front Panel, the Floppy Disk Interface board, and the $\rm I/O$ Options board via the microprocessor bus.

4500 Overview and Signal Processing

The Gould 4500 is a dual-channel, digital-storage oscilloscope containing two independent 8-bit analog-to-digital converters capable of sampling data at frequencies up to 100 MHz. This section describes the theory of operation of the 4500 by following the processing of the analog inputs through the 4500 to their display on the CRT screen. Following this, other aspects of operation are described.

Signal Input and Analog Steps

The analog signal to be measured, enters the 4500 through a BNC connector on the front panel; is either AC or DC coupled; is divided in a programmable attenuator by 1, 10, or 100; and then has subtracted from it an offset voltage. These steps are accomplished on the Attenuator board, and there are independent circuits on this board for channels A and B. The offset voltage, subtracted from each channel input signal, is generated by a digital-to-analog converter located on the ADC board for each channel.

The analog signal from each channel is applied to an associated ADC board. On the ADC board, the signal is voltage divided by a 1, 2, or 5 programmable attenuator and applied through a track and hold circuit to the input of the analog-to-digital converter.




Figure 5-1. 4500 Block Diagram

Signal Input and Digital Steps

When the ADC board receives the Convert Strobe signal from the Sweep and Record board, the track and hold goes into the hold state. The dual rank ADC then digitizes the voltage on the hold capacitor. When the 8-bit digital result is ready, the ADC sends it to the Sweep and Record board in the form of differential ECL signals. A "data ready" strobe is also sent at this time to the Sweep and Record board. The data at this point is Gray coded in the high order 4 bits and folded binary in the low order 4 bits.

The Sweep and Record board contains two high speed memories to store data from each channel. Each memory has storage for 1000 8-bit bytes, however these high speed memories can both be set up to record from the same (channel A or channel B) ADC. This allows a memory length of 2000 samples when only one channel is used.

When the acquisition of data stops (refer to **Time Base Control** below), the microprocessor reads the data from the high speed memories, converts it to 2's complement binary, and stores it in the lower speed memory on the microprocessor (MPU) board.

An exception to this is when the high speed DMA output is selected to be active. In this case, the processor does not transfer the acquired data to the MPU board memory, but instead activates the DMA circuit on the Interface Option (I/O) board. This circuit either transfers digital data to the direct access DR-11B interface connector, on the rear panel; or analog data, reconstructed by a DAC, to the AVERAGER OUT BNC connector on the rear panel. In either case, the data is translated from the Gray code/folded binary to unsign-ed binary (000000000 represents the lowest voltage, and 11111111 represents the highest voltage) during these transfers.

Processing and Display of Acquired Data

The microprocessor either transfers the data from the Sweep and Record board directly into the microprocessor memory (MPU RAM), or it adds the data to the previous contents of this RAM to implement signal averaging. Along with the waveform sample values, the processor maintains waveform acquisition parameters in the MPU RAM. These parameters include:

- the length of the acquisition (1000 or 2000 samples),
- the pretrigger and postrigger sample rates,
- the trigger delay (time of the trigger event relative to the stored waveform samples),
- the attenuation and offset voltage,
 - the number of averaging sums (if averaging was selected).

This information is used to adjust the waveform to the scale of the graticule before the waveform is displayed. If the scale of the graticule is changed, for example by changing sensitivity or sweep speed, the waveform is redisplayed at the new scale. The displayed waveforms are called traces.

The processor performs the waveform arithmetic that generates the trace functions A+B, A-B, -A, -B, etc.; and the selected interpolation mode DOTS, LINEAR, or SINE. The data that results from these processing steps are called the trace buffers, and these are inputs to the processing steps which communicate to the hardware trace generator circuits, and to the calculation of voltages at the cursors.

The hardware trace generator circuits produce a digital output synchronized to the vertical scan rate of the CRT. This digital output is mixed with the outputs from the character generator and the graticule generator to form the pixel on/off signal sent to the CRT drive circuits on the CRT Driver board. The trace, character, and graticule generators are all controlled by the processor, and share the same dynamic RAM that the MPU uses. Regular access of dynamic RAM by the display generators satisfies the RAM refresh requirements.

Time Base Control

The Sweep and Record board contains the time base control circuitry. This consists of a 100-MHz crystal controlled oscillator; a programmable frequency divider the output frequency of which is switchable at the trigger event for dual time base recordings, and a trigger delay counter. The Time Base Control circuitry also generates the Convert Strobe signals which are sent simultaneously to both ADC boards.

When the trigger event occurs, the trigger delay counter counts upward at the sampling frequency, from the value preset by the processor prior to being armed. When a count of 999 is reached, this "top count" stops acquisition. No further Convert Strobe signals are sent to the ADC and the processor detects this by polling a port on the Sweep and Record board that indicates the acquisition is complete.

Triggering

There are five trigger sources available: channel A, channel B, external, line, and manual. The first three trigger sources are user input signals; and trigger level, slope, AC/DC coupling, and frequency dependent filtering are selectable for these. Trigger level, slope, AC/DC coupling, and filtering are not selectable for the last two trigger sources (line or manual). Channel A and channel B have their own trigger DACs (digital-to-analog converters) to supply a trigger voltage reference, and their own trigger slope, coupling and filtering selection circuits. These are located on the ADC boards except for the AC/DC coupling function which is on the Attenuator board. Channel A circuitry is used for external triggering except that the external trigger input has its own AC/DC coupling components.

The trigger output pulse from the channel A ADC board is sent to the channel B ADC board, which either passes it on to the Sweep and Record board, or blocks it and substitutes the channel B trigger output pulse if the channel B trigger source is selected.

Line trigger is a 60-Hz signal developed in the power supply and sent to the Sweep and Record board. Manual trigger is a signal developed by the MPU when the MPU writes to a port on the Sweep and Record board in response to the front panel MAN TRIG button being depressed.

The Sweep and Record board will not accept a trigger signal until after it is armed and a memory flush is complete. This ensures that no data in memory remains from a previous recording. Flush is only required and implemented when a recording is to contain pretrigger data.

The Sweep and Record board may also be programmed by the processor to implement auto-triggering. When enabled, auto-triggering causes a trigger to occur automatically if no other trigger event occurs within approximately 100 milliseconds after the completion of the flush.

Processor Operation

Control of the 4500 is performed by an 8088 microprocessor executing a program stored in 64k bytes of EPROM located on the CRT board. The 8088 is located on the MPU board along with 16k bytes of dynamic RAM, 256 bytes of nonvolatile CMOS RAM, interrupt arbitration circuitry, and the trace generation circuits.

On power up, or RESET from the CPU, the 8088 restarts at the beginning of its program. At this time the CPU reads the DIP switch on the MPU board to determine whether to operate in the user mode or one of the diagnostic modes.

On the MPU board, a 20-millisecond timer interrupt causes the processor to poll the front panel to determine if any key has been depressed. The MPU also uses the timer interrupt to decrement the count-down timers used to time the turning off of the floppy disk motor, and to schedule the automatic calibration of the ADCs. Other interrupts to the processor come from the Sweep and Record board when it is recording in roll mode, from the GPIB and RS-232C interface circuits when processor intervention is required, and from the floppy disk circuitry.

Auto Calibration

The processor performs periodic calibration of the ADCs. The processor computes settings to correct for gain and offset errors on the ADC board DACs. Gain calibration is done by using the offset DACs on the ADC boards as programmable DC sources. These generate test voltages that are routed into the input amplifier chain via reed relays. Using these voltages, the processor determines the thresholds that cause each ADC to generate its highest and lowest digital outputs. Then a DAC that controls the ADC gain is adjusted to bring the voltage difference that causes these highest and lowest outputs to the correct value.

Offset errors are corrected by grounding the attenuator input and adjusting a DAC that modifies offset.

The 4500 also has a user-initiated probe calibration feature. An ADC calibration is performed first, then a programmable DC source (channel B offset DAC) generates precision levels at the front panel CAL test point. The user is prompted to hook a probe, from either channel, to the test point and an approximation of the probes's attenuation identifies it as a x1, x10, or x100. A process similar to the ADC gain calibration process calculates the error introduced by the probe.

Peripheral Interfaces

An optional 5.25 inch disk drive attaches to the 4500. Control circuits on the Floppy Disk Interface board provide for storage and recall of digitized waveforms and instrument setup configurations. An I/O Interface Options board provides RS-232C, GPIB, analog averager, and DR-11B interfaces. The GPIB and RS-232C interfaces support remote control as well as remote access to acquired data. The rear panel analog plotter outputs are provided using circuitry located on the Sweep and Record board.

4500 DETAILED THEORY OF OPERATION

The 4500 Digital Oscilloscope is composed of the following boards and functional units:

MPU Board
CRT Driver PROMs
Sweep Record Board
ADC Board
Attenuator Board
Interface Board
Floppy Disk Option
Optional Floppy Interface Board
Keyboard
CRT Driver Board
Power Supply

Following paragraphs describe each board at the detailed level and include references to the schematics in Chapter 6.

MPU BOARD THEORY OF OPERATION

(Refer to schematic 0285-0046)

The following paragraphs describe the MPU Board at the detailed schematic level.

MPU Overview

The MPU board has an 8088 microprocessor, 16K of dynamic RAM, 256 bytes of CMOS RAM with battery backup power, control logic for seven processor interrupts, a 50-Hz timer interrupt oscillator, and data and address bus buffers. The MPU board also has the display generator, which generates the digital video and sync signals for the CRT driver on the CRT board. Logic on the MPU board is synchronized to timing signals derived from an on-board 40-MHz oscillator.

Micro Processor

The INTEL 8088 microprocessor U14D runs in MIN mode at a clock frequency of 4.44 MHz. The microprocessor executes a program stored in the EPROM located on the CRT board. Communication with this EPROM is via the motherboard.

16K Byte Dynamic RAM

Integrated circuits U19A/B through U22A/B are 16K X 1 bit dynamic RAMs. This RAM is accessed for read and write operations by the MPU and for read operations by the display generator. It is used by the MPU to store waveform data from the high speed acquisition memory, trace data (interpolated and otherwise processed waveform data), and other data required by system software. Data written into this RAM by the MPU is read by the display circuitry to generate video output. During system power up this RAM is tested and cleared to all zeros.

Refresh, RAS and CAS generation, and display/MPU access arbitration are discussed below.

256 Byte Non-volatile CMOS RAM

ICs U19F and U19G are 256 X 4 CMOS static RAMs. These provide 256 bytes of non-volatile storage and store system parameters so that the setup of the 4500 is not lost when power is removed. Battery BT1 maintains the 2 volts minimum necessary to retain data when primary power is off. Battery life is approximately 5 years.

* WARNING *

DO NOT ATTEMPT TO RECHARGE THIS BATTERY. EXPLOSION AND BODILY INJURY COULD RESULT.

Transistors Q3 and Q4 turn off when the +5 supply drops, preventing the battery from supplying current to other devices on the board. Transistor Q2 ensures that the RAMs CS2* input (chip select) is held high by BT1 when the +5V supply is low, or when RESET is true. This ensures that memory contents will not be destroyed during power down and power up.

Processor/Bus Interface

When the microprocessor reads or writes data, it gates a 20-bit address onto pins 2 through 16, and 35 through 39. Latches U15E, U16E, and U17E latch this address using the signal ALE as a latch enable. The microprocessor then writes or reads data on 16 of these same pins via transceiver U14E. The transceiver is enabled by the DEN* signal from MPU pin 26. The transceiver direction (into the MPU for a read, or out of the MPU for a write) is controlled by the DT/R* signal from MPU pin 27. ICs U12D and U6C buffer the processor's RD*, WR*, and I0/M* signals.

I/O Interface

The 8088 microprocessor has two types of data transfers (reads and writes). These are memory data transfers and IO data transfers. When a memory transfer is performed, the IO/M^* output (8088 pin 28) goes low. When an IO transfer is performed, the IO/M^* output goes high. Integrated circuit U17C, a 512 X 4 bipolar PROM, decodes address lines A12 through A17 and the IO/M^* signal. Using these inputs the PROM detects data transfers to the 16K dynamic RAM or CMOS RAM, or IO data transfers. The outputs of the PROM enable the dynamic or CMOS RAMs, or enable U16C (74LS138) which performs further decoding.

Integrated circuit U16C uses PROM output (U17C pin 9) and address lines A12 through A17 as inputs. U16C and the gates that follow it, decode the following signals:

Signal	Function
RD MPU*	Reads the DIP switch on the MPU board.
WRITE DISPLAY*	Lights the LEDs on the MPU board and writes to the display generator control latch.
WRITE INT MASK*	Writes data to the interrupt mask.
RD KBD*	Reads the front panel keys and resets the timer interrupt.

Memory and I/O Address Maps

The MPU transfers data to/from the various memories and IO devices by reading/writing to addresses associated with these devices. Most of the address decoding is done on the individual boards containing these devices. The hexadecimal address or address range of each device is listed below:

Memory Address Ran	ge Device
00000 - 03FFF 04000 - 040FF	Dynamic RAM CMOS RAM
06000 - 063FF F0000 - FFFFF	1K RAM on disk option board 64K EPROM memory on CRT board
IO Address Range	Device
00 (Write)	Interrupt mask latch on MPU
00 (Read)	Read 8 bit DIP switch on MPU
10 (Write)	LEDs and display generator control latch on MPU
20 - 2E (Read)	Scan keyboard on front panel
2F (Read)	Actuate clicker on front panel
30 - 36 (Write)	Latches on channel A ADC
40 - 46 (Write)	Latches on channel B ADC
50 - 5F (R/W)	Latches, strobes, and outputs of Sweep and Record board
60 - 6F (R/W)	Latches and outputs of floppy disk interface
70 - 7F (R/W)	Latches, strobes and outputs of Interface Options board

Jumper connections E4-E5 (link to disable CMOS RAM) and E6-E7 (link to disable floppy disk RAM) should not be connected. These pull inputs of the decoder PROM, U17C to ground; and allow the use of 64K dynamic RAMs during prototype development.

Interrupt Control

There are six possible sources of a processor interrupt. The signals that represent these interrupts are decoded by the 74LS148 priority encoder, U11E. If any interrupt signal goes low; the GS output of U11E (pin 10) goes low; and the logic levels on the AO, A1, and A2 outputs of U11E (pins 9, 7, and 6) will indicate which interrupt signal went low. If more than one interrupt signal goes low at the same time; the AO, A1, and A2 outputs will represent the highest priority interrupt.

When the GS output of U11E goes low, it activates the output of a 74LS151, U12E. Data selector, U12E selects one of eight signals to be transferred to its output. The signal selected is determined by the AO, A1, and A2 outputs of the priority encoder U11E. If the signal selected is a high, a high will be sent to the INTR (interrupt) input of the processor. A high will only be sent; and the processor will only be interrupted; if the output of the 74LS273 flip-flop, U13E has been set high. The processor loads U13E to enable, or to mask out, the various interrupt sources.

The six interrupt sources, in order of decreasing priority, are as follows:

Signal	Name	Signal Source
IRQ6		Floppy Disk Controller
IRQ5		GPIB Controller
IRQ4,	IRQ3	RS-232 Controller
IRQ1		Sweep and Record
11E p	in 10	50-Hz Timer

When the microprocessor receives an interrupt, it responds with an interrupt acknowledge signal by pulling low its INTA* line, pin 24. The INTA* signal going low clocks flip-flops U8D; and gates the AO, A1, and A2 outputs of U11E onto the microprocessor data bus. This allows the MPU to determine which source generated the interrupt. When the MPU responds to the interrupt it writes the interrupt mask again, and thereby resets flip-flops U8D.

50-HZ Timer

The 50-Hz timer uses an NE555, U8F as an oscillator. When the output of the NE555 (pin 3) goes high, it causes the Q* output of flip-flop U9D (pin 8) to go low. This output is an interrupt source. When the processor responds to this interrupt, it scans the keyboard to check for pushed keys, and it decrements software timers used in auto calibration and in disk operations. Scanning the keyboard generates the RD KBD* signal. This signal causes the keyboard to be read and also resets flip-flop U9D.

Display Generator Overview

The display generator consists of a trace generator, a character generator, and a graticule generator. Each generator receives data from the dynamic RAM, to produce a digital video output synchronized to the vertical and horizontal scan rates of the CRT. The processor can disable the outputs of any of these generators. Three video outputs are combined and gated with a video blanking signal during retrace. This occurs in flip-flops U6B.

The CRT raster consists 500 vertical scanlines displayed on the screen. There are 512 pixels per vertical scanline.

Trace Generator

Data for generating traces is written to dynamic RAM by the MPU, and is read by the trace generator hardware. Four bytes are written for each scanline. During a scanline, the trace generator reads the four bytes. The scanline is divided into four quarters. In each quarter, the byte that corresponds to that quarter determines where a dot will be drawn if Dots mode is active, or where the drawing of a vertical line segment will begin or end if dot joining is active.

As each byte is read from dynamic RAM it is clocked into flip-flop U3F. After it is clocked into U3F it is also clocked into a four word register file consisting of U3E and U4E. At the beginning of each scanline quarter, the outputs of flip-flop U3F are loaded into counters U3C and U4C, and the outputs of register file U3E/4E are loaded into counters U3D and U4D. The register file outputs however, correspond to data from the previous scanline. That is, the register file delays the bytes passing through it by one scanline time.

During the time a scanline quarter is being scanned, counters U3C/4C and U3D/4D count up. When the first counter reaches its top count, the J and K inputs of flip-flop U4A (pins 3 and 2) go high, and the next clock, toggles the flip-flop. This causes the scanline to become illuminated by toggling the output of the other half of flip-flop U4A, pin 7. When the other counters (U3C/U4C or U3D/4D) reaches their top count, the output of flip-flop U4A, pin 6, toggles again turning the scanline off. This toggling on and off assumes that dot joining is active. If dot joining is not active; the reset input of U4A, pin 15 will be low and this flip-flop will not toggle.

If dot joining is not active the following occurs: As a scanline quarter is being scanned, when counter U3C/U4C reaches its top count, the output of flip-flop U4A (pin 7) turns on for one pixel time. This produces a dot on the scanline. This flip-flop also produces a one pixel dot, if dot joining is active and if both counters reach top count simultaneously. This is necessary; because the output of U4A, pin 6 will not toggle in this case.

Character Generator

The character generator can display 25 rows and 62 columns of characters, from a 128 character set. Rows are 20 pixels high and columns are 8 pixels wide. Characters are 16 pixels high and 8 pixels wide. There is a 4 pixel gap between characters vertically and no gap horizontally.

Each character position on the CRT has a corresponding address in the dynamic RAM. At this address, a one-byte code defining the character to be displayed is written by the MPU. The character defining codes are fetched by the character generator, synchronous with the scanning of the CRT, and latched into flip-flop U4F. IC U5F is a 2K X 8 EPROM. For inputs this PROM uses the character code; signals L0, L1, and L2; and the output of flip-flop U7E, pin 9. Outputs L0, L1, and L2 of the scanline counter signify which of eight columns within a character the current scanline corresponds to. The output of flip-flop U7E indicates whether the scanline is currently at the top half or bottom half of a character position. The PROM then outputs eight bits which represent the desired dot pattern that defines the top or bottom half of one of the eight columns of the desired character.

The PROM output is parallel loaded into a 74LS299 shift register, U6F. This bit pattern is shifted out serially to produce the character video data.

The most significant bit of each character code in RAM is high for a blank character, and low for a nonblank character. If a character is nonblank; this low logic state causes the Q output of flip-flop U7F, pin 9 to go low. This inhibits the display of graticule and trace pixels. The purpose of this is to prevent the display of trace and graticule pixels from obscuring the characters.

Graticule Generator

Before the display of each scanline begins, a 74LS399, U5E stores 4 bits of data from the dynamic RAM. These bits represent which of sixteen possible graticule patterns to draw on the scanline. These bits are inputs to a 1K X 8 PROM, U2F. The PROM also receives signals T3 through T8 as inputs via flip-flop U2E. The T3 through T8 bits represent the current position of the scanline on the CRT as it is being drawn. The PROM parallel loads the pixel information representing the graticule pattern, into shift register U1F. The shift register outputs the pixel information serially to produce the graticule video data.

Oscillator and Clock Generation

The clock oscillator consists of transistor Q1, crystal Y1, and associated circuitry. It oscillates at 40 MHz and is divided by U2B, to produce two 20-MHz clocks that are the inverse of each other, and two 10-MHz clocks that are the inverse of each other. The 40-MHz signal is also divided by 3 in a 74S112, U7D; and passed to the 8284 clock generator, U11D. The 8284 produces the 4.44-MHz processor clock with a 1/3 duty cycle. The 10 MHz is separated into five phases of 2 MHz by a 74LS112, U12C; and by a 74LS195 shift register, U14C. The five phases are signals K0, K1, K2, K3, and K4. These are used by U13B and U14B to generate the RAS*, CAS*, WRITE*, and R*/C signals that control the dynamic RAMs.

Display Timing

Counter U1D and U2D generate signals T1 through T8 which count vertical position, from 0 to 255, during each scanline. Top count from this counter, (U1D pin 15) causes vertical blanking to be generated (U8C pin 6) which then causes vertical sync to be generated (U8C pin 9); and also increments the counter that counts which scanline is currently being drawn (U8B, U17B, and U18B). This scanline counter counts from 12 to 511, generating signals L0 through L8. Top count from this counter (U18B pin 15) generates horizontal blanking (U9C pin 6), and horizontal sync (U10D pin 4).

A 74LS161 counter, U11C, counts starting at the bottom of each scanline to generate the signal GRAT LATCH. This signal is used to latch dynamic RAM data into the graticule generator.

CRT BOARD, EPROM MEMORY

(Refer to schematic 0285-0051, sheets 2 and 3)

The following paragraphs describe the CRT board at the detailed level.

Overview

The CRT board includes the EPROM memory which contains the microprocessor software. The board operates with either sixteen 2732 (4K X 8) EPROMs or eight 2764 (8K X 8) EPROMs. Sixteen sockets are provided; eight 28 pin, and eight 24 pin. When 2732 EPROMs are used, those eight which go into 28-pin sockets are loaded with socket pins 1, 2, 27, and 28 left unfilled. Jumper pads E1-E2 are connected to enable operation with 2764s, but are left open for 2732s.

CRT EPROM Operation

The MPU board generates addresses AO through A19, and the read signal RD*. These are buffered by U37, U38, and U39 on the CRT board. The EPROM is addressed when A16 and A17 are high and RD* is low. This decoding is done by AND U19 and U42 (2 NAND gates). The decoder generates an onboard RD* signal at U42 pin 6. The onboard RD* signal latches the address into U38 and U39, pulls low the output enable lines of the sixteen EPROM devices U21 through U36, and enables the data bus driver U13.

Latched address lines A12 through A15 are decoded in the two 74LS138 decoders U40 and U41. One of the output lines, from these two decoders, selects the EPROM to be read by pulling its chip enable line low.

SWEEP AND RECORD BOARD THEORY OF OPERATION

(Schematic 0285-0261)

The Sweep and Record board consists of six subsystems as follows:

- 1. Memories (A and B)
- 2. Memory timing generators
- Record control
- 4. Sample rate counters
- 5. MPU interface
- 6. Plotter interface

Each subsystem is described in detail in following paragraphs.

Memories (A and B)

There are two memories with a capacity of 1000 samples each. In dual channel mode one memory records data from channel A and the other records data from channel B. In single channel mode the data from the active channel is routed to both memories, permitting a recording length of 2000 samples.

Each memory is divided into two banks. Each bank is divided into two phases. In dual channel mode, successive samples from channel A are placed in alternate phases of one bank of channel A memory until the bank is filled, then successive samples are placed in alternate phases of the other bank of channel A memory until filled. Samples from channel B are stored in the channel B memory in the same manner.

In single channel mode, the samples from the active channel first fill one memory as described above (in alternate phases of one bank, then in alternate phases of the second bank), then fill the other memory as described above. Two phases are used so that samples taken every 10 nanoseconds can be recorded in ICs with access times slower than 10 nanoseconds.

Differential ECL data from the ADC boards, is transferred via the mother board, and is received on the Sweep and Record board by the 10115's at U2F, U3F, U4F, and U5F (see schematic page 1). The outputs of the line receivers are applied to both the A and the B memory systems. The A system will be described here. The B system is identical.

Channel A Memory

The memory has two sets of input latches or "pre-memories" which are clocked alternately by the signals LAAl and LAA2. LAAl and LAA2 are derived from the DATA READY strobe which comes from the ADC (see schematic page 6). This two phased system allows the use of RAMs whose write cycle is longer than the fastest sample interval of the instrument (10 nanoseconds).

Notice that each phase of the system has two sets of pre-memories whose outputs are wire ORed. When in dual channel mode, or in single channel mode with A only selected; ICs U3C, U3D, U5C, and U5D (see schematic page 1) are disabled by the signal AA, and channel A data is applied to the memories via U2C, U2D, U4C, and U4D. In single channel mode with B only selected; ICs U2C, U2D, U4C, and U4D are disabled by AA*, and channel B data is applied to the A memory.

Each phase of the memory contains two banks of two 10422, 256x4 ECL static RAMs. Each time the address counter completes 250 counts, the 10141 at U1B reverses the state of the bank select inputs to the RAM's. The next 250 samples are then written to the other bank of RAM's.

In dual channel mode, the two banks in each memory are alternately enabled, causing the memory to wrap around at the end of 1000 samples. In single channel mode, after 1000 samples, both banks of the A memory are disabled while the data is being recorded in the B memory. The B memory is disabled while writing to the A memory.

Addresses for phase 1 are provided by the two 10016 counters at U1A and U2A, and the bank select bits for phase 1 are provided by the 10141 shift register at 1B. The outputs of the counters and the shift register are latched in the 10186 ICs at U1C and U1D. The outputs of these latches are used to address and bank select phase 2. Notice that the low order counter (U2A) is preset to 0110 when the entire counter reaches its top count. This causes each bank of each phase to be 250 samples long instead of 256, for a total memory length of 1000 samples per channel.

The outputs of each bank of RAM are wire ORed. The block select signal determines which set of outputs will be active when the RAM is read from, just as it selects the active bank when the RAM is written to.

The outputs of each phase of the A memory are multiplexed with the outputs of the same phase of the B memory. Multiplexing takes place in U6F, U7F, U8F, and U9F (see schematic sheet 6). Signals controlled by the microprocessor are used as the select inputs of the multiplexers. These select the data to be read by the MPU. The data to be read is shifted to TTL by U10F and U11F. The data is gated onto the MPU bus by the LS244 at U12F, or sent out connector J2 pins 35-42 to the DMA circuitry on the Interface Options board.

Memory Timing Generators

The DATA READY signal is transmitted from each ADC to the Sweep and Record board with each new sample. These strobes are received differentially in the 10115 line receiver at U1E (see schematic sheet 6). Channel A operation will be discussed here. Channel B operation is identical.

The DATA READY signal is divided into two control strobes, (LAA1 and LAA2) which are half the frequency of the DATA READY strobe, and are 180 degrees out of phase with each other. These signals drive the two phases of the memory system. When in dual channel mode, or in single channel with A only selected, this division is accomplished in the 10231 at U6D. When single channel B only mode is selected, U6D is held reset by the signal AA*, and the channel A control signals are driven by the channel B strobe via the 10231 at U6E. The outputs of U6E are wire ORed with the outputs of U6D.

The leading edges of LAA1 and LAA2 latch new data into the pre-memories, advance the RAM address for the appropriate phase, and fire a chain of one shots (U7D, and U7E) which generate the write enable signals for the RAMs.

Two one-shots are required to generate each write enable signal at the proper time. To use phase 1 of channel A as and example, the leading edge of LAA1 clocks one half of the 10231 at U7D. The output of U7D at pin 2 is a negative going pulse whose width is controlled by R112 and C46. The trailing edge of this pulse clocks the other half of U7D whose output at pin 15 is the write enable signal for the RAMs. R72 and C47 control the pulse width of the write enable signal. This arrangement allows precise control of the position of the write enable signal relative to the change in the data and address.

When the microprocessor is ready to read the data that has been recorded it sets READ MODE true. This causes the write enable flip-flops to be held in a set state. Record Control

The Record Control circuits consist of the trigger selection and synchronization flip-flops; and the trigger delay counters, which position the end of the recording relative to the trigger.

The output at pin 2 of the 10231 flip-flop at U16A (see schematic sheet 3) must be set to enable the start of an acquisition. This is accomplished by either an MPU control pulse, or by being clocked by an EXTERNAL ARM signal. The other half of U16A, which is controlled by the MPU, disables the external arm function. After U16A pin 2 is set, trigger acceptance is held off by flip-flop 15A until a full rotation of the memory address counter is detected by pin 6 of flip-flop U17B. This guarantees that memory contains valid data, even if a trigger is received immediately and the trigger delay is short.

When U15A pin 3 goes low (see schematic sheet 3), the clock inputs of U14A are enabled. The D inputs of the flip-flops in U14A are the trigger source selection signals from the MPU, which are clocked through by the trigger pulses coming out of U18C pin 14. The outputs of U14A, are wire ORed with the output of the auto trigger timer made up of U17A, U20A and U19A. The signal at this node is called ACQUIRE. ACQUIRE is synchronized to the sample clock in the 10231 at U13A, and the complement output of this flip-flop (ACQUIRE*) is used to control the sample rate switching and the delay counter.

There are two modes of operation for the circuit after ACQUIRE* goes true. If the user has selected any amount of pretrigger recording, the MPU control bit PRE*/POST is set low. This, along with ACQUIRE* going low causes the output of the 10102 at U16B pin 14 (see schematic sheet 3) to go high. This makes the signals SPEED and SPEED* (U18B pins 2 and 3) change state, changing the sample rate to the one selected for post trigger recording. Sample rate switching will be discussed in detail in the Sample Rate Generation section below. ACQUIRE* also enables the trigger delay counter (U16C, U17D, and U16D) which was preset by the MPU to the complement of the number of samples of delay required. The roll over of the trigger delay counter clocks the 10231 at U18B pin 9, causing signal EOA to go true. EOA is ORed with the rear panel EXTERNAL CLOCK GATE signal (see schematic sheet 5), and is applied to the input of flipflop U2OF. When the next sample is recorded, EOA gated with EXTERNAL CLOCK GATE is clocked through the 10231 at U20F. The output of U20F at pin 2 is signal EOADEL which gates the ADC strobes off, terminating the recording.

If no pretrigger recording is needed, PRE*/POST is set high by the MPU. This prevents ACQUIRE* from changing the state of SPEED and SPEED*, and thereby prevents sample rate switching at this time. The delay counter is enabled however. The counter counts up to its top count at the pretrigger sample rate, from a preset count calculated by the MPU. When top count is reached, the rising edge of the TC* signal at U16C pin 4, (see schematic page 3), clocks the flip-flop at U18B, causing SPEED and SPEED* to change state. This switches the time base circuits to the post trigger sample rate. The delay counter counts at the post trigger sample rate for 1000 counts, at which time the next rising edge of TC* again clocks U18B and causes EOA to go true. This begins the end of record sequence as described above. The use of a dual counting rate, with the pretrigger rate being slow, allows for trigger delay times much longer then would be possible with the same counter operated at the post trigger rate only.

The clock for the delay counter (SAMPLE 1) is gated through the 10102 at U16B (see schematic sheet 5) by the output of a 10231, U13A pin 3. When single channel mode is selected, U13A divides the sample rate by two, causing SAMPLE 1 to be half the sample rate. This allows the double length memory associated with single channel recordings to be completely filled with data at the post trigger sample rate, even though the counter is only 1000 counts long.

When operating in Roll Mode, the signals BYTE MODE and ROLL MODE are set true by the MPU. This disables the delay counter. Roll Mode recordings are terminated under MPU control.

BYTE MODE places a high on U20F pin 10 (see schematic sheet 3), the D input of a 10231 flip-flop. The signal SAMPLE 2 clocks U20F pin 11, generating an interrupt request to the MPU. The MPU then reads the new data. Reading the ADC data resets U20F until the next sample is recorded.

Signals ARMED, ARM DEL (indicates a flushed condition), ACQUIRE, and EOA are available for record control status monitoring by the MPU. This is via the 10104 at U15B (see schematic sheet 3). MPU control signal "READ 1" enables this information onto the ECL data bus where it is wire ORed with the outputs of the high speed RAM data multiplexers.

Sample Rate Generation

All internal sample intervals are derived from the 100-MHz oscillator which consists of Q2, Y1 and associated parts (see schematic sheet 5). Variable capacitor C102 permits fine adjustment of the oscillator frequency.

An external clock source can be substituted for the internal oscillator under MPU control. This selection takes place in the 10111 at U19F.

The 100-MHz signal from the oscillator is applied to the clock input of the 10016 synchronous binary counter at U19E. The top count output of U19E is applied as the clock of a chain of decade ripple counters (U19D, U19B, U20B, U20C, U21C, and U20D) and to one of the data inputs of the 10164 data selector at U20E. The other inputs to U20E are the outputs of the decade counter chain.

Control bits from the MPU for the programmable counter and the data selector are stored in the 10153 quad latches at U18E, U18D, U21E and U21D. These latches have gated outputs which are wire OR'ed in pairs. The gating signals are SPEED and SPEED*. When these signals change state, as described above, new control information is presented to the counter and data selector causing the sample rate to change to the post trigger rate.

The selected sample rate is gated with EOADEL in the 10H102 at U18F. The outputs of U18F, pins 9 and 15, are the ADC strobe which is routed to the ADC boards differentially via the mother board.

An external CLOCK GATE signal is the applied to U20F pin 7, a 10231. Pin 6 of U20F is clocked by the sample clock. When CLOCK GATE goes high, pin 2 of 20F is caused to go high by the sample clock. Pin 2 is wire ORed with EOADEL which gates off the signals SAMPLE 1 and SAMPLE 2. This inhibits any more samples from being recorded until CLOCK GATE goes low and is again clocked through U20F.

When the microprocessor reads the memory, both internal and external clocks are disabled. Each read of the high speed memory generates an R SAMPLE pulse (see schematic sheet 3) which crobes the ADCs and is returned to the memory system as DATA READY strobes. Inis increments the memory addresses.

MPU Interface

Three 74LS138 ICs at U13D, U14D, and U14C (see schematic sheet 4) decode the MPU address bus; and RD*, and WR* signals. The outputs of these decoders are used in two ways. Some act as latch enables to write the contents of the data bus into holding registers such as the 10153s which hold the sample rate control data. Others act directly on the Sweep and Record circuits by generating signals such as MANUAL ARM, MANUAL TRIGGER, and FE RESET.

Octal latches U14F and U15F hold the static mode control bits.

All TTL signals which must interface with ECL circuits are level translated in 10124 level translators.

The ECL data bus which carries the Record Control status and the output data from the high speed RAM is translated to TTL levels in the 10125s at U10F and 11F (see schematic sheet 6). The outputs of the translators drive the circuits on the Interface Options Board via the mother board, and the inputs to the 74LS244 buffer which drives the MPU data bus.

Plotter Interface

The PLOTTER X and PLOTTER Y output functions are provided by two NE5018 8-bit DACs at U16F and U17F (see schematic sheet 4). The NE5018 has its own internal latches for digital data from the MPU. Address decoding is provided by the MPU interface circuitry to load the data into the internal latches. This address decoding circuitry also allows storing the PEN LIFT signal into the 74LS273 static control register at U14F.

ADC BOARD THEORY OF OPERATION

(Refer to schematic 0285-0056)

The following paragraphs present the theory of operation for the ADC Board at the detailed schematic level.

ADC Board Overview

The CHA and CHB boards are identical except that link W8 is cut for address decoding of CHA, link W9 is cut for decoding CHB, and the components for the external trigger function are only on the CHA board. The links are shown near U59 on sheet 13 of the schematics.

The ADC board contains the following:

- A programmable attenuator and two amplifiers to present the analog input signal to the track and hold,
- A track and hold and its associated pulse generator,
- A track and hold to ADC buffer amplifier,
- Eight folding amplifiers, an analog combiner, and a digital decoder for the first part of the ADC,
- A four-bit flash converter and associated latch for the second part of the ADC.
- A pulse generator to drive the latches and track and hold,
- LED drivers that indicate if the input signal is inside or outside full scale range,
- A set of reference voltage sources for the ADC and offset generators,
- Trigger source selector, adjustable trigger level reference voltage source and trigger comparator,
- Adjustable voltage sources for input offset, offset correction, and gain correction circuitry,
- Microprocessor interface,
- Power supply regulation.

Programmable Attenuator

(Refer to schematic sheet 1)

The signal from the Attenuator board is applied via coaxial cable to J2, and then to RP1, which with relays K1, K2, and K3, forms a programmable 1, 2, 5 attenuator. The full scale sensitivity of the 4500 is adjusted by the settings of this attenuator and the 1M ohm Input Attenuator on the Attenuator board. The gain from the front panel input BNC to J2, with the input attenuator set to X1, is approximately X2. The output from the relays is fed to Q1, pin 2, which is part of the first amplifier. The full scale sensitivity at this point is 160 millivolts.

First Amplifier

(Refer to schematic sheet 1)

Op amp Q1, transistor array U2, Q5, Q6, Q2, and Q4; form a non-inverting feedback amplifier with a gain of approximately 5.86. The dual matched FET Q1, and the differential pair in U2, amplify the difference voltage between the input and the feedback from the output via R29, and R15. The amplified error voltage across R18 drives the output via emitter followers Q2, and Q4. Source currents for Q1 are provided by the transistors in array U1. Current for the differential pair in U2 is adjusted by potentiometer R12. The Op Amp in U3 connected to R12, monitors the difference between the voltage on R9 and the voltage on the wiper of R12, and via R7 and the emitter follower in U2 reduces this to voltage to zero.

A similar arrangement enables the voltage at the top of collector load R20 to be set by R34, an op amp, and emitter follower Q5. The voltage at top of collector load R18 is set by R21, an op amp, and emitter follower Q6. The overall gain of 5.86 is set by R25.

With zero input voltage, the required output voltage of 3.96 volts is set by current source Q3 to approximately 4 milliamps. This is accomplished by adjusting potentiometer R35.

The internal trigger pickoff is provided by the attenuator comprised of R48, R663, and R56. The 3.96 volt offset at the output of the first amplifier is removed from the trigger path by the voltage drop generated by current source Q7 across R48. This is adjusted to approximately 7.7 milliamps by R30, to bring the voltage at the top of R663 to zero. Gain of the internal trigger channel is adjusted by R663.

Second Amplifier

(Refer to schematic sheet 2)

Transistor arrays U5, and U6; and transistors Q8, and Q11; form a shunt feed-back amplifier whose gain is set to 1.6 by feedback resistor R95 and input resistor R94. The junction of R94 and R95 is a virtual ground point. The difference in voltage between the output of op amp U4, pin 7, and the virtual ground is amplified by the differential amplifier connection of transistor arrays U5, and U6.

The amplified error signal at collector load R87, is applied via emitter followers Q8, and Q11 to one of the output load resistors, R106. A balance of currents is set up at the virtual ground such that the input current in R94, which is approximately 11 milliamps, plus the current in R95, is equal to the current set up in current source Q10. With the virtual ground at -7 volts, and an output voltage at the top of R106 of -4.5 V, Q10 current will be approximately 12.4 milliamps. This is adjusted by R76.

Op amp U4 (pins 12, 13, and 14) monitors the voltage difference between source of Q10 and the wiper of potentiometer R76. Feedback via R90 reduces this difference to zero. Similarly, Op Amp U4 (pins 1, 2, and 3) sets the current in transistor array U6, by R59. The virtual ground voltage is set by Op Amp U4 (pins 5, 6, and 7) which is connected as a shunt feedback amplifier whose input is the +10 volt reference. The ratio of R63 to R62, together with the feedback action, produces 0 volts on pin 6, and -7 volts on pin 7. The voltage at the bottom of load R106 is set by a similar circuit using op amp U4 (pins 8, 9, and 10) and R82, and R80 as feedback resistors. The output at U4 pin 8 is buffered by emitter follower Q9.

The voltage difference across R106 is set by R80 to approximately 1.2 volts, to set about 50 milliamps in R106, output transistor Q11, and R117. Resistor R117 in the collector of Q11 is equal to R106 so that the signals at the emitter and collector of Q11 are equal in amplitude and out of phase. The collector output provides the signal to be sampled by the track and hold bridge, while the emitter signal and the collector signal buffered by emitter follower Q78 are also used by the track and hold circuit.

Track and Hold

(Refer to schematic sheet 4)

The diode bridge CR9 can be in one of two states, heavily conducting with current supplied by Tl, or reverse biased by a voltage supplied by Tl. In the conducting state the bridge presents a low impedance between the signal input and hold capacitor C70, of about 10 ohms, so that the voltage on C70 tracks the signal voltage.

In the reverse biased state, the bridge is a high impedance. Residual capacitive feed through is balanced out by the injection of an antiphase signal via R715, and C67. Fast current switch Q13, Q76, Q15, and Q77; turns diode bridge CR9 on and off. An 80-milliamp current source, made up of Q16 and U7 (pins 12, 13, 14); provides current to differential pair Q15/Q77. A balanced ECL signal is applied through T3 to amplifier Q17/Q78; whose output is connected by T2 to Q15/Q77; so that the 80 milliamp current can be diverted through either Q15 or Q77. If the base of Q15 is positive with respect to the base of Q77; current flows through Q15, and Q13; and splits about equally through path T1, CR9, T1, R129, R130 and path R131, R132. The forward voltage drop across CR9 reduces the bridge current to about 34 milliamps.

A current sink of approximately 100 milliamps, Q12; provides current to emitter follower Q78 (schematic sheet 2), and also balances the 80 milliamps through Q13 such that no current flows out of the bridge into the signal source. The currents and voltage drops in the four arms of the bridge are then equal; and the junction of R129, R130, R131, R132 is about +2.4 volts relative to the signal input. If the base of Q15 becomes negative with respect to the base of Q77, the 80 milliamp current is diverted into Q77/Q76. No current flows in the bridge or R131/R132 and 80 milliamps flows in R129/R130. The voltage at the junction of R129, R130, R131, and R132 is unchanged so that a reverse bias of 4.8 volts centered about the signal voltage is applied to the bridge via T1.

The bootstrap emitter follower, Q78 (schematic sheet 2); and T1 reduce loading effects on the signal path; and T1 further balances the drive to CR9. Current source Q12 is set with R104 acting through U7 (pins 8, 9, 10). In normal operation the system works in the track mode until a sample is requested by a pulse from the Sweep and Record board. The hold mode is then entered for a period of 7 nanoseconds. At the maximum rate (100 MHz) the time in track mode is reduced to 3 nanoseconds.

Track and Hold Buffer Amplifier (Refer to schematic sheet 3)

The sampled signal voltage on C70 (schematic sheet 4) is applied to the high input impedance of the third stage feedback amplifier. This amplifier has a non inverting gain of approximately 2.64. The circuit is similar to the 1st amplifier with Q14, a dual FET, and a differential pair in U8 forming a differential amplifier whose input is the error between the voltage on C70 and the attenuated output voltage returned via potential divider R411/R408. The amplified error voltage at collector load R397 drives the output through emitter followers Q43 and Q44.

Current sources for the dual FET are provided by transistors in U9. Current in U8 is set up by R427 and op amp U32 (pins 12, 13, 14). Similarly, the voltage at the top of collector load R118 is set by R422 and Op Amp U32 (pins 5, 6, 7); and the voltage at top of collector load R397 is set by R404 and op amp U31 (pins 8, 9, 10).

Quiescent voltage at the output (the junction of R412 and R411) is required to be zero for an input quiescent voltage of -1.2 volts. A current source applied through R407 into the feedback network achieves this, and is adjustable by R424. Current in the output transistor Q44 is set by Op Amp U31 (pins 12, 13, 14) and Q45.

The feedback from pin 14 via Q45 and Q44 makes the voltage on pin 12 equal to that on pin 13. This makes the current in Q44 independent of output voltage for normal operation and adjustable with R414. The voltage drop across R412 of approximately 2.3 volts provides enough collector voltage for the differential pair in U8. Gain is adjusted by R409, a shunt across R408. Pulse response is set by networks C202, C201, R681; C200, R714; and also feedforward via R722, emitter follower in U8, C407, and R721.

Analog to Digital Converter (See Figures 5-2 and 5-3.)

The ADC consists of two basic parts:

- 1. A set of eight folding amplifiers which produce the first four most significant bits, and an analog residue.
- 2. A four-bit flash converter to produce the four least significant bits.

The operation of the folding amplifier array will be explained with the aid of the simplified schematic (Figure 5-2) and idealized waveforms in Figure 5-3.

Only amplifiers A and B of array A through H are shown in Figure 5-2. The full scale range is set by the reference chain running between +2 and -2 volts, to be 4 volts total. The difference between Ref A and Ref B is 1/8 full scale or 0.5 volts. This gives a sensitivity at the ADC input of 15.7 millivolts for the least significant bit (LSB).

For correct operation Ref A is placed 16 LSBs below the +2 volt reference. If the input signal is more negative than Ref A; the output from amplifier Q1A/Q2A is saturated; with Q2A taking all the current provided by R5, and transistor Q1A being cut off. This output drives PNP comparator pair Q3A/Q4A, called Comp A, to generate a zero logic level.

As the input voltage increases, positive voltage VA moves from point X in Figure 5-3, more positive, to a maximum (occurring when Vin=Ref A), then negative back down to level X. This occurs because the voltage at the emitters of pair Q3A/Q4A, due to the diode action of their base-emitter junctions, will equal the most negative collector voltage of Q1A/Q2A plus one base-emitter bias voltage. This bias voltage will be relatively constant as the current is switched from Q4A to Q3A, being compressed by only about 20 millivolts at the fold point.

Amplifier Q1A/Q2A is set by the ratio of R1 to R3, to have a gain of four from the input to either R1 or R2, so VA must change by 63 millivolts to change the final digital output by one LSB. The rounding of the response at the fold point causes less than one half LSB of error. For inputs more positive than Ref A, the Comp A output will be a logic one.

Folding amplifier B works in the same way, producing a digital output labelled Comp B Output, and an analog output labelled VB. The analog outputs from all the comparators are combined by the action of Q5A, Q5B, Q5C, ... Q5H; to give the final folded output called the Analog Residue. This will be the most positive signal of the group VA . . . VH. The negative fold points are similarly rounded by about 20 millivolts.

The positive fold points occur at the switching points of Comp A, Comp B, etc. For correct decoding of the folding amplifier array output into four-bits, fifteen comparators are required. The seven comparators between stages (Comp AB, COMP BC, . . . COMP GH) have their outputs aligned with the negative fold points. For the A and B sections this is done by Q5A/Q6A, which compare the inphase output of Q1A/Q2A to the antiphase output of Q1B/Q2B. The biasing of this comparator (COMP AB) makes its output change at point Y in Figure 5-3.

Similarly, comparators BC, CD, . . . GH give digital outputs at the other negative fold points. The fifteen comparator outputs are latched before being encoded into a four-bit Gray code, and sent to the Sweep and Record board. The analog residue signal is applied to a four-bit flash converter, the outputs of which are similarly latched before being sent to the Sweep and Record board.

Detailed Description of Folding Amplifier (Schematic sheets 6, 7, and 8)

Sheet 6 of the schematic shows the two most positive folding amplifiers of the array, eight emitter followers that generate the final folded output, and the second-rank four-bit flash converter. Sheets 7 and 8 show the other six folding amplifiers.

Comparator #1 (schematic sheet 6), corresponds to folding amplifier A, comparator #3 corresponds to folding amplifier B, and Comparator #2 corresponds to Comp AB in the Simplified Folding Amplifier Array, Figure 2. The signal and reference inputs to all the folding stages are buffered by emitter followers. For the comparator #1 stage, these are two transistors in array U34.

The signals then pass via T11 and provide HF balance to a differential amplifier consisting of transistor array U71. This has emitter follower outputs driving the folding PNP pair Q75/Q74. The folded signal routed from the common emitter point; through R629 and L20; to Q57, an NPN emitter follower. The other folding amplifiers drive similar NPN transistors.




Figure 5-2. Folding Amplifier Array Simplified Schematic




Figure 5-3. Folding Amplifier Array Idealized Waveforms

If the output from comparator #1 is the most positive of all eight comparator outputs, Q57 will take all the current provided by R525, and the other emitter followers will be cut off. The analog residue signal is level shifted and buffered by CR33 and Q59 and then applied to the input of the four-bit flash converter, U40. Comparator #2 is driven by the inphase output of comparator #1 and the antiphase output of comparator #3. It consists of differential pair connected array U70, whose output drives the grounded base PNP pair Q73/72. The other folding amplifiers are similar to the #1 stage.

Folding Amplifier Digital Decode

(Schematic sheet 10)

Differential comparator outputs 1 through 15 are applied to ECL differential line receivers U74, U41, and U19. These in turn are connected to the D inputs of the three flip-flops U75, U42, and U22. The latched output is encoded by NOR U44 and U43 into a four-bit Gray code. The Gray code is applied to a set of final latches (Schematic sheet 11) before going to the Sweep and Record Board.

Four-Bit Flash Converter

(Refer to schematic sheet 6)

U40 contains 16 comparators, a reference chain of resistors, and an encoder, to produce four-bit binary code from the lower fifteen of the comparator outputs. The output is ECL compatible. As the analog signal is increased from the low reference level VR2 LOW (U40 pin 6), toward the high reference level VR2 HIGH (U40 pin 5), the comparators are set in turn to output logic 1 levels, until all fifteen are on. This is internally encoded to binary 1111. If the signal level increases to the high reference level VR2 HIGH, comparator sixteen will turn on. Internal encoding then sets the binary output to 0000 and sets the overflow bit (pin 18) to a logic 1.

The folded analog residue signal applied to pin 4 normally falls within the encoding range of the lower fifteen comparators, and even for signals more positive or negative than the +/-2 volt full scale, the folding action ensures that the residue signal will not be as positive as VR2 HIGH (See Figure 3). During conversion of a high frequency signal however, large scale steps are output by the track and hold circuitry, and ringing may cause the residue to reach the VR2 HIGH level. This causes the overflow comparator in U40 to come on, and the four output bits of U40 to be all zeros. The four output bits being all zeros would cause a 15-bit error in the conversion. To minimize this error, the overflow bit (logic 1) is ORED with each of the four output bits to produce a 1111 result instead of 0000. OR'ing takes place in U79.

Digital outputs from OR U79 are sent to final latches (Schematic sheet 11) before being sent off of the board.

The flash converter U40 has two modes of operation, controlled by the state of the differential latch enable lines L (pin 9) and L* (pin 8). When L is high, a change of analog input causes data changes at the IC output. When L goes low, the data is held fixed.

U40 Pin 15 is the complement of the MSB output which is U40 pin 16. The compliment output (pin 15) is taken via C238 to diode detector CR32, C237, R520. Toggling the most significant bit causes C237 to charge negatively. This voltage is used by comparator U15 pin 4 (Schematic sheet 11) to drive the "in range LED" on the front panel.

ADC Pulse Generator

(Refer to schematic sheet 5)

All conversion system pulses used on the ADC are derived from a single balanced ECL signal that comes from the Sweep and Record board. The conversion rate is set directly by the pulse rate of this input which can be varied over a large range. The maximum pulse rate is 100-MHz. The ADC produces a new output for each positive edge on connector J1, pin 63. The input pulse is transmission-line terminated by R656 and R655 and is applied to differential line receiver U77 pins 22 and 23. The non-inverting output of U77 (pin 5) clocks flip-flop U78 to a logic 1.

The action of U77 (inputs 1 and 24), U45 (inputs 22 and 23), U45 (inputs 17 and 16), and delay line D1 produces a reset pulse for flip-flop U78 so that the output is a 7nanosecond pulse. This is the "hold" drive to the track and hold circuit. Specifically, the 2-nanosecond delayed negative edge from D1 is applied to input pin 24 of U77. The balanced outputs of U77 (pins 2 and 3) are connected to two RC networks. The rate of fall of the negative edge is controlled by R718. The negative output is applied to one input (pin 16) of NOR U45 (pins 10, 11, 16, and 17). The positive edge is delayed by filter R651/C333 and U45 (pins 4, 5, 22, and 23) to the other input of NOR U45 (pins 10, 11, 16, and 17).

The timing of these two inputs causes a narrow positive pulse at output pin 11, which resets U78. The leading edge position can be adjusted by R718. The balanced "hold" pulse from U78 is taken via 100 ohm bifiliar wire to T3 (schematic sheet 4) and terminating resistors R155 and R154. This is at the input of differential pair $\frac{17}{078}$ in the track and hold circuit.

The negative edge propagating in 10-nanosecond delay lines D1 and D2 (schematic sheet 5) produces all the other latch pulses for the ADC. A tap at pin 8 of D2 takes the edge to the inverting input, pin 17 of U77. The positive edge at output pin 11 of U77 drives three 33 ohm lines: LS1, LS2, and LS3; which are applied to the clock inputs of first rank latches U75, U42, and U22 (schematic sheet 10).

A tap at pin 5 of D2 (schematic sheet 5) takes the edge to input pin 21 of U77, producing balanced outputs at output pins 8 and 9. The negative edge on pin 8 is taken directly to input pin 20 of OR/NOR U45 (pins 8, 9, 20, and 21). The positive edge from U77 pin 9 is routed via R661 and C338, and non inverting gate U45 (pins 1, 2, 3, and 24) to input pin 21 of U45. The delay between these inputs causes U45 pins 8 and 9 to produce a narrow (approximately 2 nanoseconds) balanced output pulse with pin 8 going positive and pin 9 going negative. This signal is labelled L on the schematic, and is the latch drive to the four-bit flash converter U40 (Schematic sheet 6).

The negative edge propagating in D2 (schematic sheet 5) is applied via tap 8 to input pin 15 of U77, producing the balanced signal DR (data ready) on output pins 12 and 13. This is applied via the edge connector and motherboard to the Sweep and Record board. The output DR also clocks the final latch on the ADC (schematic sheet 11), which latches the full eight-bit data word. Adjustment of the bias applied to pin 14 of U77 (schematic sheet 5) affects the time position of DR relative to the other latch pulses.

The timing of the latches is such that the data clocked into the final latch, is the same data that was clocked into the intermediate first and second rank four-bit latches by the previous input strobe. An analog input signal can be sampled and converted by one strobe, but the data representing that sample will not be presented to the Sweep and Record Board until the negative edge of the next strobe passes through delay lines D1 and D2.

LED Drivers for In Range and Out Of Range Indicators (Refer to schematic sheets 10 and 11.)

The encoded D4 data line at the output of U44/43 is taken to pin 17 on U22, which is the D input of a flip-flop. The state of this input is clocked to the Q output, pin 5, by clock LS3; which is one of the three first rank latch drives. The output from pin 5, RGD, is AC coupled via C311 to diode detector CR44, R645, and C321; so that toggling of D4 charges C321 negatively.

A similar circuit working on the most significant bit of the second rank, produces a negative charging of C237 for toggling this bit (schematic sheet 6). The signals from C237 and C321 are taken to quad comparator U15. If the voltage on C321 is zero; input pin 8 of U15 will be more positive than the reference level set on pin 9 by R287 and R288; and the output of comparator U15, pin 14 goes low pulling pins 2 and 14 to approximately -5 volts. Similarly, if the voltage on C237 is zero, U15 output, pin 2 pulls pins 2 and 14 low. Under these conditions the voltage on connector J1 pin 76, the "in range" LED drive, will be near zero volts and the LED will be off. If toggling is taking place on both D4 and D5, the voltage on J1 pin 76 will be high, and the "in range" LED will be on.

The other comparators in U15 indicate if the signal in the ADC has gone more positive than the most positive comparator, or has gone more negative than the most negative comparator in the folding amplifier stage. This is done by diode detectors CR45, C328, R646 and CR17, C153, R336 (schematic sheet 10) working on the first rank latched output in U75, and U22. These present signals RD1, and RD3 to U15, and are compared to the reference level at the junction of R289, and R288. If the signal exceeds the prescribed range in the positive direction, output 13 which had been pulled to -5 volts goes positive, lighting the LED driven by the voltage on J1 pin 73. Similarly, if J1 pin 75 goes positive, its associated LED lights to indicate large negative signals in the ADC.

Reference Voltage Generators (Refer to schematic sheet 9)

The primary reference is U65, a precision +10 volt source, with fine adjustment R561. This is used by one half of dual Op Amp U18 (pins 8, 9, and 10), connected as an inverter, to produce -10 volts. This voltage is buffered by op amp U21 (pins 8, 9, and 10) and Q35 connected in a source follower configuration, to produce the negative supply voltage for the folding amplifiers. The positive supply for the folding amplifiers is similarly produced by op amp U21 (pins 5, 6, and 7) and Q36 using the +10 volt reference as input. The +/-2 volt references for the folding amplifier array are derived from inverting amplifier U21 (pins 1, 2, and 3) and its associated transistor Q33, and U21 (pins 12, 13, and 14) and its transistor Q34.

For the +2 volt circuit, negative feedback around U21 (pins 1, 2, and 3) creates a current balance at pin 2, which is a virtual ground point. Neglecting R321, current from the -10 volt reference through R178 and R200 is balanced exactly by current flowing to the emitter of Q33 through R319. The ratio of R178 plus R200, to R319 is nominally 5 to 1, with variable R178 allowing some adjustment of the +2 output voltage. AC feedback via C141 improves loop stability. Current injected at the virtual ground point by R321 enables slight modification of the reference by the Auto Calibration system. If Auto Cal is off, current in R321 is zero.

The -2 volt reference is similarly derived by U21 (pins 12, 13, and 14) and U34, using the +10 volt source as input. The ratio R179 plus R201 to R328 is 5 to 1, with R179 adjustable, and Auto Cal adjustment through R330.

Reference circuits for the second rank flash converter are U18 (pins 12, 13, and 14) with Q32, and U18 (pins 1, 2, and 3) with Q31. Reference VR2 HIGH is approximately +1 volt, adjustable by R180. The circuit is similar to the +2 volt reference, using the -10 volt reference as input, and R180 for adjustment. Reference VR2 LOW is approximately zero volts. A similar circuit is used, this time with inputs from both the +10 and -10 volt references, to allow R181 to set VR2 LOW with a +/-200 millivolt range of adjustment. Auto Cal input is via R302.

Currents for the eight folding amplifier input stages are set by quad op amps U12 and U20, and potentiometers R170 through R177. To understand the operation of these current-setting circuits consider the folding amplifier with the most positive reference, U71 (schematic sheet 6). The output of Op Amp U20 (pins 5, 6, and 7); acting through R673, R636, emitter follower U71 (pins 12, 13, 14), R672, and R325; forces the voltage at pin 13 of U71 to be equal to the voltage on the wiper of R177. Adjustment of R177 then controls the current set up in U71 (pins 12, 13, and 14), which is the current source for the differential amplifier. The other seven circuits are similar.

Trigger Generator

(Refer to schematic sheet 12)

The signal picked off the output of the ADC input amplifier (schematic sheet 1) by divider network R49, R663, and R56; is fed to relay K4. If K4 is closed the signal is DC coupled to the input resistor, R351, of the high input impedance trigger buffer amplifier Q37, Q38, and Q39. If the relay is open the signal passes through the AC coupling capacitor C157, to R351. Dual FET Q37 is arranged in a totem pole circuit such that if the FETs were identical, and R352 was equal to R359 plus R360, the voltage at pin 6 of Q37 would be equal to the voltage at pin 3. The signal is then taken to PNP emitter follower Q38 and NPN emitter follower Q39. Adjustment of R360 compensates for FET mismatch and differences of transistor base-emitter voltages, to make the voltage on the emitter Q39 equal to the FET input voltage. The gain of the amplifier is near unity. The signal is then passed via R357 to link W7 and relays K5 and K6.

For the B Channel ADC the relays are not fitted and the link W7 is not cut. For the A Channel ADC the relays are fitted and the link W7 is cut. This is because the external trigger signal from the external trigger buffer amplifier is applied to J3 of the A Channel ADC only, so that it is only on this channel that the selection between internal and external trigger is required.

Processor control ensures that only one of the trigger sources is connected via K5 or K6 to compensation network C160/R362. The signal is then passed by K7 or C163 to the inputs of the comparators U26 and U27. For the LF reject option, K7 is open and C163/R680 form a high pass filter. For DC coupling, K7 is closed. If HF reject is selected, K8 is closed, and C164 is placed across the signal path, forming a low pass filter with series resistors R362 and R357. The signal is then applied via R378 and R377 to the inputs of two fast comparator circuits U26 and U27.

U26 is driven on its non inverting input, with positive feedback applied via R331 and R375 to the inverting input. The DC voltage on the inverting input is set by DAC U24, and op amp U25 (output pin 7) acting via R374. If input pin 2 becomes more positive than input pin 3, output 8 will go negative, feeding back a regenerative negative signal to pin 3, causing a rapid switching of the output state. To make the output change back, the input voltage on pin 2 must move negative by the hysteresis range set by the output swing at pin 8 divided by the feedback ratio of R381 to R375. This action prevents oscillation of the comparator, generating a single output step as the trigger signal crosses the trigger threshold set by DAC U24.

The action of U27 is similar, except that the signal is applied to the inverting input, feedback is from the non inverting output to non inverting input, and the trigger level is set by U24 and U25 (output pin 1).

The two outputs of U25 are out of phase; that is: if +10 volts is on pin 7, there will be -10 volts on pin 1. The outputs of the two comparators, U26 and U27, are ECL levels and are connected to ECL gates U28, U29, and U30. These gates enable the selection of four trigger detection states: edge, enter band, leave band, off. Edge trigger occurs when a trigger output is generated by the crossing of the trigger level by the signal at the input of U26. This happens for either positive or negative slope. The selection of positive or negative slope triggering is determined by the set up of exclusive NOR U28.

Enter Band triggering occurs when the signal enters from the positive or negative direction. The symetrical levels around ground; set up at the inputs U26, and U27; are set by the two outputs of U25.

Leave Band triggering occurs when the signal leaves the band set up by the outputs of U25 in either direction. Selection of enter or leave band triggering is determined by the state of Exclusive NOR U28.

For positive Edge triggering the function of the gates is as follows: The signal generated at output pin 7 of U26 is taken to one input (pin 14) of the exclusive NOR U28. When pins 15 and 5 of U28 are low (this occurs when positive edge or leave band triggering is selected), the Exclusive NOR gates become inverters, so that the positive trigger edge from U26 is inverted at output pin 12 of U28, and non-inverted at output pin 14 of U29. U28 pin 14 drives either J1 pin 78 or input pin 6 of U30, depending on the link connections W6 and W2.

For leave band triggering, the positive edge from either U26 or U27 causes output U29 pin 9 to go positive, output U28 pin 2 to go negative, and output U29 pin 3 to go positive. U29 pin 3 is connected to either J1 pin 77, or pin 4 of U30, depending on the link connections W1 and W5.

For negative edge or enter band triggering, U28 is set to its non-inverting mode.

The A Channel ADC has links W5 and W6 closed and links W1 and W4 open. The trigger signals are taken from J1 pin 77 and J1 pin 78, via the motherboard, to J1 pin 77 and J1 pin 78 on the B Channel. As links W3 and W4 are made on the B Channel, the trigger edges generated on the A Channel are applied to inputs 5 and 7 of U30 on the B Channel, giving complimentary outputs at J1 pin 61 and J1 pin 62. This balanced ECL signal is taken via the motherboard to the Sweep and Record Board.

The B Channel has links W1 and W4 closed; links W5 and W6 open. The trigger signals at the outputs of U29 are therefore taken directly to input pins 4 and 6 of U30, again giving a balanced output at J1 pins 61 and 62.

The comparison levels used by U26 and U27 are derived from an eight-bit DAC, U24, whose data lines are driven by data latch U49 (schematic sheet 12). Input pin 6 of op amp U25 is a current summing point. With all digital inputs of the DAC, U24, low; the current flowing into pin 4 of U24 is zero; and the 1 milliamp through RP32, pins 5 and 4 is balanced by 1 milliamp in RP32 pins 3 and 6. This causes a -10 volt output at pin 7 of U25. With all digital inputs of the DAC high, the current into pin 4 of U24 is 1.992 milliamps, making the op amp respond with an output voltage of approximately +10 volts to maintain the current balance. Resistor R366 provides the 2 milliamp reference for U24 from the +10 volt reference supply.

Input Offset and Offset AUTO CAL (Refer to schematic sheet 13)

The offset voltage used by the input attenuator and buffer amplifier is generated by a 12-bit DAC U62 and dual op amp U60. DAC U62 contains a single R/2R ladder whose shunt elements are switched by data inputs, either to pin 1 or to pin 2. For correct operation, pins 1 and 2 must be virtual ground points within 1 millivolt of pin 3. Feedback around U60 from output pin 12 through R541 and RP2 (pins 4 and 5) to inverting input pin 1, and from output pin 10 through U62 to inverting pin 7, makes inputs 1 and 7 virtual ground points. R540 and R539 are used to balance out the input offset of U60 to less than 1 millivolt. Current flowing out of U62 pin 2, is balanced by current flowing toward output pin 12 of U60 through RP2 (pins 4 and 5).

With the applied reference of +10 volts on pin 17, the current on pin 2 of U62 is set to 1 milliamps for digital input of all zeros, and to 0 milliamps for a digital input of all ones. This results in output pin 12 of U60 being set in the range 0 to -10 volts by the digital input code to the DAC.

The current provided by the R/2R resistor elements internal to U62 is the feedback current around U60 (pins 6, 7, and 10). This current is equal to the current from output pin 12 of U60 flowing through RP2 (pins 6 and 3), and results in output U60 pin 10 being set in the range -10 to +10 volts by the digital code into U62.

The +/-2 volt offset source for the input attenuator and buffer amplifier is derived from U60 pin 10 by the potential divider consisting of R542, R538, and R544. This is taken via CMOS analog switch U61 to J4, which connects to the ribbon cable going to the Attenuator. During the Auto Cal routine an absolute ground reference is provided for the input attenuator circuitry by opening switch U61 pins 8 and 9, and closing U61 pins 4 and 5. The unattenuated signal at U60 pin 10 is taken directly to the attenuator via J4, were it is used by the calibration system. It is also taken to a unity gain buffer on the keyboard, and the buffer output drives the CAL test point on the front panel.

The digital inputs for DAC U62 are latched from the data bus by U51 and U52. The +/-2 volt offset sent to the attenuator can be altered slightly under the control of the microprocessor, for Auto Calibration. If an offset error is detected by the system, an eight-bit DAC, U48 provides correction. The current into R534 is the sum of the DAC output current (U48 pin 4) and 0.5 milliamps through R533, yielding a digitally controlled voltage swing at pin 4 of +/-10 millivolts. This is one end of the offset potential divider, so that the offset can be changed by about this +/- 10 millivolts. Data for U48 is latched from the data bus by U50 .

Correction for gain errors found by the calibration system are done through eight-bit DAC U57. This generates two complimentary output voltages at pins 4 and 2. With all logic ones applied, output 4 will be -10 volts, and output 2 will be +10 volts. With all logic zeros applied, output 4 will be +10 volts, and output 2 will be -10 volts. These voltages, acting through dual unity gain buffer op amp U23 (schematic sheet 9), modify slightly the +/-2 volt reference for the folding amplifiers by injecting currents into the summing nodes of the reference generators through R321 and R330. The low reference for the second rank is also effected via R302. Input data for DAC U57 is latched by U56 from the data bus.

The inputs for the trigger level DAC U24 (schematic sheet 12) are provided by latch U49 from the data bus. Analog switch U61 is controlled by two outputs from data latch U52.

Data latches U51, U53, and U54 directly drive the reed relays used in the input attenuator via connector J4. These latches also drive the relays used for 1/2/5 attenuation on the ADC board (schematic sheet 1).

The signals that control band or edge triggering, and leave or enter band triggering, come from latch U54 (schematic sheet 13). TTL to ECL level converter U46 converts these signals to ECL levels. Band triggering is activated by the signal BAND*, edge triggering is activated by the signal EDGE*, and leave or enter band triggering is selected by the signal L*/E.

Data is presented to the data flip-flops U49 through U54, and U56, in the following manner: Processor lines A4 through A7, I/O, and WR*; acting on the binary inputs and enables of 1-of-8 decoder U59 (schematic sheet 13); causes output pin 11 (channel B) or output pin 12 (channel A) to go low if one of the ADCs is addressed. This enables the outputs of U55, a three state octal buffer, and bus data is placed on the inputs of the flip-flops. Address lines A0 through A3, and an output from U59, act on the inputs of one of eight decoder U58, so that one of its outputs (U58 pins 9 through 15) goes low. This takes the clock input of one of the flip-flops low. When WR* goes high, the flip-flop clock goes high, and clocks in the data.

Power Supply

(Refer to schematic sheets 1 and 9)

The +18 volt supply (schematic sheet 1) is taken through filter L12, C277, and C276, to the input of adjustable regulator U64. The regulator compares the voltage across the top arm of the potential divider made up of R551, R553, and R552; to its internal 1.2 volt reference. This sets the voltage across R551 to 1.2 volts, and the output voltage across C271 to +15 volts. CR36 is a protection diode. All other positive supplies on the ADC are derived from the +15 volts.

The negative regulator is similar. The input filter is L11, C267, C268 and the 1.2 volts is set across R550. The output across C270 is -15 volts, and is used to derive all the other negative supplies on the ADC.

The +6 volt supply for the second rank four-bit flash converter comes from series regulator Q61, with its reference CR37 (schematic sheet 9). This regulator uses the +15 volt supply as its input.

The +12 volts required by the between section comparators in the folding amplifier array (schematic sheets 6, 7, and 8), is marked Vbc on the schematic (schematic sheet 9). Vbc is provided by the potential divider made of R2O4 and R2O5, and emitter follower Q18. This supply also uses the +15 volt supply as its input.

The ± 10 volt supplies (schematic sheet 9) for the folding amplifiers have been described in the Reference Voltage Generators section.

ATTENUATOR BOARD THEORY OF OPERATION

(Refer to schematic 0285-0301)

The following paragraphs describe the theory of operation for the Attenuator Board at the detailed schematic level.

Introduction

The Attenuator board contains three separate circuits: (1) the channel A passive attenuator and buffer amplifier, (2) the channel B passive attenuator and buffer amplifier, and (3) the external trigger attenuator and buffer. Channel A and channel B circuits are identical. Component reference designations for channel B are given in the text in parentheses.

Channel A and Channel B Passive Attenuators

The attenuator has a 1 Megohm, 30pF input impedance on all ranges. There are three sections. These divide the input voltage by 1, 10 or 100. The terminating resistor is R19 (R56), which on the divide by 1 range provides the 1 Megohm input impedance. The divide by 10 section consists of R8 and R7 (R53 and R52), which form an L attenuator with the terminating resistor. Similarly the divide by 100 section consists of R4 and R3 (R49 and R48).

Attenuation is maintained constant for high frequency signals by capacitive compensation. Capacitor C7 (C39) is adjusted for correct response of the divide by 10 section, and C16 (C48) is adjusted for correct response of the divide-by 100 section.

The input capacitance of each section, is maintained at 30pf by adjustment of C10 (C42) in the divide by 1 section, C5 (C37) in the divide by 10 section, and C12 (C44) in the divide by 100 section.

Reed relays select the various sections. A signal applied to the input BNC connector is routed through AC coupling capacitor C18 (C50), which is bypassed for DC coupling by closing relay K4 (K12). The signal is then passed via K3, K2, and K1 (K10, K11, and K9), to the input of the divide by 1, divide by 10, and divide by 100 sections respectively. The output of the selected section is then connected via either K6, K5, or K7 (K14, K13, or K15) to the buffer amplifier input.


The calibration signal, used in the automatic calibration procedure, is applied through the divide by 100 section to the amplifier input by closing only K8 and K7 (K16 and K15). The relays are driven directly by TTL logic on the ADC board through a cable connected to J1 (J2).

Channel A and Channel B Buffer Amplifiers

The amplifier has an input impedance of 1M ohm set by R19 (R56), a bandwidth greater than 50-MHz, and a gain of 2.2 when no load is applied to its output, and an output impedance of 50 ohms. It drives a coaxial cable which is terminated in 500 ohms on the ADC board. Therefore the gain from the input of this amplifier to the ADC board is 2.0.

Referring to the simplified schematic of the input attenuator buffer, Figure 5-4, Amp 1 is an FET input high speed DC coupled amplifier with a gain of 2.2. Its DC stability with temperature is inadequate, and it is one of the functions of operational amplifiers Amp 2 and Amp 3 to correct this. Consider the signal and offset input voltages to be zero, and the two op amps to be balanced correctly. If the output voltage Vout is not zero, but X volts, V3 will be -X divided by 2.2. This is because the gain of this amplifier is set by the ratio of R29 which is 10K, to the total of R17 plus R18 plus R30 which is 22K. This voltage applied though R38 to the input of Amp2 (which has a gain of greater than 100,000) will give a sufficiently large output to the inverting input of Amp1, to ensure that X must be very small and determined only by the balance of Amp2 and Amp3.

If the voltage on the signal input is suddenly changed by 1 volt, the output of Amp1 will become +2.2 volts within a few nanoseconds, and the output of Amp3 will become -1 volt within a few hundred nanoseconds. The inverting input of Amp2 acts as a summing node for the currents in R19, R38, and R41. In this case the balance is exact, and the input and output voltages of Amp2 will not be altered by the change of signal input voltage.



4500-328

Figure 5-4. Input Attenuator Buffer Simplified Schematic

Any unbalance, due to slight gain errors in Amp1, will cause Amp2 to produce a correction voltage that reduces the input voltage of Amp2 to essentially zero volts. Its input can be considered a virtual ground point. R12 is tapped into the potential divider chain R17, R18, and R30 at the unity gain point; so the voltage across C22 remains constant for changes of signal input voltage. If a voltage is applied to the offset input, Amp2 output will be altered such that working though Amp1, the output of Amp3 responds with an equal and opposite voltage, maintaining the current balance at the input to Amp2. Therefore, for +1 volt applied to the Offset Input, + 2.2 volts will appear at the output of Amp1, and the voltage across C22 will be changed by 1 volt.

Description of Amp 1

Ampl is a feedback FET input amplifier with a non inverting gain of 2.2. With no signal or offset inputs applied, the action of U1 and U2 is to ensure zero voltage at the output, R16 (R79), as described previously. The current through FET Q2 (Q8) is then determined by R13 and R14 (R59 and R58) to be approximately 7mA. This current flows through Q3 (Q9), whose base is held at 6.8 volts by zeners CR4 and CR9 (CR18 and CR14). The inverting input of Ampl is the base of Q7 (Q14) which is driven by U2 (U4). As the base is driven more positive, current in this transistor and in Q5 (Q10) is increased so that in normal operation the current in Q5 (Q10) is equal to current in Q3 (Q9), neglecting the small base current of Q4 (Q11).

Transistor Q4 (Q11) is a PNP current-to-voltage amplifier whose load is R24, and Q1 (Q12) is an emitter follower from the collector of Q4 (Q11) that drives the output via zener CR4 (CR18). Feedback is via R14 (R58) to the source of the FET Q2 (Q8). The gain of Q4 (Q11) is high enough that the overall gain is set by R13 and R14 (R59 and R58) and is (R14 + R13)/R13. Due to the high internal gain, any normal output voltage can be produced by Q4 and Q1 (Q11 and Q12) with only a very small change in FET current. The FET gate-to-source voltage is also held constant for changing input voltage by the potential divider formed by R25 and R22 (R60 and R63) acting on Q3 (Q9).

Transistor Q6 (Q13) is a current source for the emitter of Q1 (Q12). Input protection against high voltage is provided by diodes CR1 and CR6 and zener CR9 (CR12, CR13, and zener CR14) in the positive direction; and by CR5, CR6, and zener CR11 (CR15, CR17, and zener CR16) in the negative direction. Local feedback via C80 and C23 (C81 and C56) sets the pulse response of the amplifier.

External Trigger

(Schematic sheet 3)

Trigger signals applied to the BNC connector are routed through AC coupling capacitor C75, or for DC coupling through relay K17, to the 1 M ohm attenuator formed by R92 and R94. The input capacitance of the buffer amplifier and C74 form a capacitive attenuator which maintains the attenuation ratio constant for high frequency signals. The attenuator input capacitance of 30pF is set by C71 and C73. The attenuation multiplies external trigger inputs by a factor of 0.365.

The output of the attenuator is applied to the input of the buffer amplifier. Dual Matched FETs Q17 and resistors R99 and R102 are connected in a totem pole configuration. If the FETs were identical, and the resistors equal, the voltage on drain (Q17 pin 6) would be equal to the gate voltage (Q17 pin 3). The FET feeds the two emitter followers Q15 and Q16, the base-emitter voltages of which approximately cancel. The DC output voltage at the emitter of Q16 may be made equal to the input FET gate voltage by adjustment of offset potentiometer R101, which compensates for mismatches in the FET and resistors R99 and R102. The buffer amplifier has a gain of almost unity.

Protection against high input negative voltages is provided by CR24 and CR23. High positive input voltages are clamped at the buffer amplifier input by conduction of the gate-drain diode of the input FET. CR25 protects Q15 from a large emitter-base reverse bias.

The signal from the emitter of Q16 is taken via R104 and connector J5 to a coaxial cable which goes to the A channel ADC.

INTERFACE OPTIONS BOARD THEORY OF OPERATION

(Refer to schematic 0285-0061)

The following paragraphs present the detailed theory of operation for the Interface Options Board.

Microprocessor Interface

(Refer to schematic sheet 1)

The RD*, WR* and address lines are buffered by U10D and U11D. The outputs of the buffers are decoded by U6D, U7D, U8D, and U9D to enable reading from and writing to various circuits on this board. Data to and from the microprocessor is routed via transceiver U9C.

RS-232 Interface

(Refer to schematic sheet 1)

The RS-232 interface consists of U5B, a programmable timer that generates different clocks for various baud rates; and U3B, a programmable communication interface that reads and writes the RS-232 signals. The RS-232 signals are buffered by U1B and U1C. These are necessary to interface with the \pm 15V levels used in the RS-232 system.

GPIB Interface

(Refer to schematic sheet 2)

GPIB data comes in and goes out of Interface Options circuit board on connector J10 pins 43 through 50. This data is labelled DI01 through DI08. The data out is driven by U4D and U5D, and the data in is buffered by U3D.

GPIB control signals come in and go out on connector J10 pins 30, 32, 34, 36, 38, and 40. These signals are labelled ATN, SRQ, IFC, REN, EOI, NRFD, NDAC, and DAV. The three wire (NRFD, NDAC, and DAV) handshake is performed by U4A, U5A, and U8A.

The MPU is interrupted by the signal INTRO from U3A, pin 3. This interrupt is generated when any of the following conditions occur:

- when a listener interrupt comes from the GPIB, telling the MPU that data is ready on the bus (LINT is generated at U7A pin 13);
- when a talker interrupt comes from the GPIB, telling the MPU that the bus is ready for us to put data onto it (TINT is generated at U7A pin 12);
- when the interface clear (IFC) signal from the GPIB comes true, telling the MPU to set the interface to a cleared state (CLINT is generated at U7A pin 10),
- or when the remote enable (REN) signal from the GPIB comes true telling the MPU that the GPIB controller is not active and that the 4500 must revert to local rather than remote mode (NRINT is generated at U7A pin 9).

The ICL signal (U11A pins 1 and 13) is generated by the MPU and clears the GPIB interface circuitry on this board.

DMA Interface

(Refer to schematic sheet 3)

The DMA interface consists of two parts. These are the analog averager output, and the PDP-11 compatible DR11-B output. Descriptions of these follow.

Analog Averager Output

(Refer to schematic sheet 3)

The analog averager output uses U12B, an NE5018 digital-to-analog converter (DAC) to generate the analog averager output. The analog output voltage and the analog output ground leave the board on J10 pins 2 and 4. The digital data to be converted to analog comes from the Sweep and Record board, and enters the Interface Options board on J5 pins 35 through 42. This digital information is first converted to unsigned binary by PROM U14B. The converted binary is clock-ed into U13B, and the outputs of U13B are the digital inputs to the DAC.

When the analog averager output is selected to be active, the MPU raises the signal ANALOG OUT ENABLE which is the output of U16B, pin 9. This signal high causes the outputs of U17C, pins 6 and 12, to be high; and the output of U17C, pin 8, then becomes a 200 kHz clock. This clock is used to request new data from the Sweep and Record board, via the READ DIRECT signal which leaves the Interface Options board on connector J5 pin 34; and to clock the previous data from the Sweep and Record board into U13B.

The 200-kHz clock is generated by decade counter U18B. This counter is enabled by the ACCESS ENABLE signal being high. The ACCESS ENABLE signal is set high by the MPU when the DMA output is selected to be active. This is done by the MPU pulsing the GO* signal to a low. This signal is applied to the input of NOR gate U16D, pin 8, and also to the trigger input of monostable U18D, pin 1. This action causes the input to flip-flop U17B, pin 3 to go high; which causes the output of U17B, pin 9 to go high. U17B, pin 9 is the signal ACCESS ENABLE.

DR11-B Output

(Refer to schematic sheet 3)

This circuitry operates with a Digital Equipment Corporation DR11-B general purpose DMA interface. Data is provided to the DR11-B interface via connector J10 pins 17 through 24. The interface control lines are CYCLE REQUEST, BUSY*, READY*, and BURST/SINGLE*. These are sent or received via connector J10 pins 16, 15, 12, and 10 respectively.

To enable this interface the microprocessor lowers the ANALOG OUT ENABLE signal and pulses the GO* line which causes the ACCESS ENABLE signal to become high as described in the ANALOG AVERAGER OUTPUT section above.

The DR11-B interface may operate in one of two modes. These are single mode and burst mode. In single mode, the CYCLE REQUEST signal is sent out each time a data byte is to be transmitted, and the DR11-B interface responds with a BUSY* pulse for each byte. In BURST mode, CYCLE REQUEST is sent out once, and then a byte is sent for each BUSY* pulse with no further CYCLE REQUEST pulses being issued.

In single mode the BURST/SINGLE* signal is low and gate U17C pin 12 is forced high. Gate U17C pins 3, 4, 5, and 6 is active. BUSY* is initially high and CYCLE REQUEST is initially low. CYCLE REQUEST is caused to go high by output pin 5 of flip-flop U17D. The DR11-B interface then responds by bringing BUSY* low. This will cause U17D pin 5 to go low. After the data transfer, BUSY* will go high to complete the cycle. New data is obtained from the Sweep and Record board each time U17D pin 5 goes high. This is via the READ DIRECT signal on J5 pin 34.

In burst mode the BURST/SINGLE* signal is high and gate U17C pin 6 is forced high. Gate U17C pins 1, 2, 12, and 13 is active. BUSY* is initially high and CYCLE REQUEST is initially low. CYCLE REQUEST is caused to go high by output pin 5 of flip-flop U17D. The DR11-B interface then responds by bringing BUSY* low. This does not cause any change of the output of U17D pin 5, and CYCLE REQUEST stays high. BUSY* pulses occur for each data transfer and are used to obtain new data from the Sweep and Record board via the READ DIRECT signal on J5 pin 34. Flip flop U17D pin 5 is reset after all data is transferred, by the microprocessor raising the ANALOG OUT ENABLE signal.

The microprocessor monitors the status of the transfer by reading the bits RD7 and RD6. The microprocessor waits until RD7 goes low (ACCESS ENABLE goes low) or RD6 goes high (TIMED OUT goes high) and then ends the data transfer. There are four conditions, any of which will end the transfer by changing these two bits. These four conditions are the inputs to gate U15C pins 1, 2, 4, and 5.

- Input U15C pin 5 will go low if a system reset occurs.
- Input U15C pin 4 will go low if the DR11-B interface signal READY* becomes not ready (goes high).
- Input U15C pin 2 will go low if monostable U18D times out. The monostable is triggered at the beginning of data transfer by the G0* signal, and will time out in 100 mS.
- Input U15C pin 1 will go low when counter U18A pin 13 goes low. This counter counts the number of words transferred by monitoring the COUNT* signal which is derived from the COUNT signal. This is the normal method of ending data transfers, and occurs after 2000 words are transferred.

FLOPPY DISK INTERFACE THEORY OF OPERATION

(Refer to schematic 0285-0056)

The following paragraphs present the detailed theory of operation for the Floppy Disk Interface Board.

MPU Interface

The MPU Interface board interfaces the floppy disk option to the 4500. This board receives instructions and data over the data and address busses which originate on the MPU board.

ICs U9D, U14D, and U11C decode address lines and the signals RD*, WR*, I0, and I0*/M. The decoders select circuitry on the board for control by the MPU.

Data is read from and written to the board via a 74LS245 transceiver, U9E.

A 74LS373, U10E, is a latch that the MPU writes to control the various modes of circuit operation.

Static RAM Memories

ICs U10D and U11D are 1K x 4 static RAMs, configured together as a 1K X 8 memory. These RAMS store a block of data as it is being transferred between the floppy disk and the MPU. Manipulating data as blocks speeds transfer between these subsystems.

Addressing of the RAMS is provided by counter U10C, U13D, and U15D. When the MPU is accessing the RAMS, it sets an output of U11E, pin 2 low. This enables the addresses from the MPU bus to transfer through the counters and become the RAM addresses. When the 8272 floppy disk controller, U7D, is accessing the RAMS; the counters are caused to count on each change of the DACK* signal (U12B pin 1). The counters provide the RAM addresses.

Data Request, Data Acknowledge

Four-bit counters, U11A and U12A receive the DRQ (data request) signal and transmits the DACK* (data acknowledge) signal to the 8272 floppy disk controller, U7D. DRQ indicates that the 8272 wants to transmit or receive a byte from RAM (U10D and U11D). The DACK* signal indicates that the interface hardware is ready to complete the transfer. In addition to DRQ and DACK*, U11A and U12A control the chip select (pin 8) and write enable lines (pin 10) of the RAMs.

Floppy Disk Controller

The 8272, U7D, receives commands from the MPU and performs reading from, writing to, and formatting of disks according to an IBM standard. Specifically, it performs the following functions:

- Creates a standard format disk,
- Checks for index pulses and CRC codes,
- Recognizes ID fields,
- Converts serial to parallel data for reading,
- Converts parallel to serial data for writing,
- Generates control signals for precompensation,
- Generates step pulses for track stepping motor,
- Keeps track of head position,
- Accepts high level commands from MPU,
- Give results codes back to MPU.

Write Precompensation

When data is to be written to the disk, the 8272 looks for the INDEX* signal from the disk drive. This signal is sent when the index hole on the disk is under the index hole sensor. The 8272 then begins writing sync fields onto the disk via the write data line (pin 30). After the sync fields are written, data is written via the write data line. Depending on the data pattern, the data is written with normal, late, or early timing. This is to ensure proper read timing when the data is read back.

The control of write precompensation timing is determined by the PSO and PSI lines (pins 32 and 31) of the 8272. ICs U5E and U6E implement the precompensation. Shift register, U5E passes the write data at a 125-nanosecond rate. The shift register has three outputs (pins 5, 7, and 10). Any of these can be selected by data selector, 6E. Control lines PSO and PSI determine whether data is written early, normal, or late relative to when it is sent out of the 8272.

Digital Data Separator.

The Digital Data Separator uses a digital phase locked loop to separate the clocks and data coming from the floppy disk drive. PROM, U8A is programmed so that, when used with U7A, it is self addressing. The clock input to U7A, pin 9, clocks the phase locked loop. At each clock pulse the data at the last address becomes part of the next address. PROM address input A4, (U8A pin 3), is an additional address input that is the read data from the disk drive, routed via U6B pin 3, and U7A pin 3. When no read data is coming from the disk drive the PROM runs in a loop. That is, the data out of the PROM creates addresses into the PROM that stay within a limited range of numerical values.

When a read data pulse comes into address input A4, the PROM output data sends addresses into the PROM that are in a different numerical range. This numerical range, and the data the PROM generates, define a different type of phase locked loop operation as follows: the read data is a string of ones and zeros. Some of these bits are data bits, and some are clock bits. Due to the data encoding scheme there will always be bit changes (representing clocks or data) at approximately a constant rate. The rate does vary however, because of disk drive motor speed changes. The PROM, expecting a bit stream waveform with a 4-microsecond nominal period (i.e., a pulse every 4 microseconds with some missing pulses), will be able to lock onto the expected pulse pattern. It does this by causing its data out, when a zero is input to address input A4, to be greater than its address in. This drives the next data out, and therefore the next address in, in a continuous loop.

When a logic "1" comes in on address line A4, the data/address interaction drives the address toward a value, that once reached, stays constant.

The outputs of the data separator are the read data that enters the 8272 on pin 23, and the data window signal that enters the 8272 on pin 22.

Clock Generator

The board clock is generated by a 74LS629, U9B; and an 8-MHz crystal, Y1. The 8 MHz is divided down to produce 4 MHz at the output of U7C, pin 5; and divided further to produce 1 MHz, 500 kHz, and 250 kHz at the outputs of U8C. The write clock that is input to the 8272 on pin 21, is developed by U7C (output at pin 9), and U6A (output at pin 5). This clock is a 125-nanosecond pulse at a 500-kHz rate.

The circuitry is designed to operate a floppy disk drive in the FM or inthe MFM mode. These modes require different clock frequencies, and U8B makes the desired clock selections. The 4500 always operates in the MFM mode.

Disk Drive Power

The floppy disk drive requires 12 Vdc for its operation. An LM350 voltage regulator, Q1, provides this power. The 12 Vdc is derived from the instrument +18 Vdc power supply.

FRONT PANEL THEORY OF OPERATION

(Refer to schematic 0285-0026)

The following parargraphs provide the detailed theory of operation for the Front Panel of the 4500.

Key and Rocker Switches

Each front panel pushbutton key has a snap dome under it, and each rocker switch has two snap domes under it in each direction of travel. When depressed, the snap domes make contact with a trace pattern on the front panel keyboard and act as a switch by shorting traces. The collection of front panel switches are grouped in a matrix. Each row in the matrix may be activated individually by the microprocessor (MPU) and the columns may be read by the MPU. Any switch, when depressed, will result in a logic zero being read by the MPU, in the column that corresponds to that switch, when the row containing the switch is activated. Each row corresponds to one of the outputs DO through D15 of U1 and U2. Each column corresponds to one of the inputs of U3.

Clicker

The clicker is a piezoelectric transducer that is caused to click by the MPU when keys or rockers are depressed. The MPU clicks the clicker by reading from a particular address that causes U2 pin 7, and the Read Keyboard signal to both go low. This triggers U7, the output of which drives the clicker.

Front Panel Test Points

On the front panel are three hook on loop test points. These are a squarewave output, ground, and a cal ramp output used for calibrating probes. The squarewave is generated by U5. Ground is connected to ground on the front panel circuit board. The cal ramp comes from a DAC on the channel B ADC board (refer to ADC schematic 0285-0340 sheet 13) via a buffering op amp on the front panel.

Range LEDs

The light emitting diodes on the front panel are driven by U4. The signals that drive U4 come from the ADC boards (ADC schematic 0285-0340 sheet 11). These LEDs indicate if the signals being digitized by the ADC are above, or below, or within the voltage range that the ADC can digitize.

CRT DRIVER BOARD THEORY OF OPERATION

(Refer to schematic 0285-0051)

The CRT Driver provides the drive current for the CRT deflection coils, the high voltage power supply for the CRT, and the CRT grid/cathode control that adjusts display brightness and produces the video information.

Vertical Sync System

Sync amplifier, U6 buffers and shapes the vertical and horizontal sync signals. The vertical sync pulses set the operating frequency of the vertical phase locked loop, U7 to the vertical sweep rate of 33.6 kHz. The output pulse of U7, pin 1 is buffered by transistor Q8 and transformer T2 to provide base drive to the vertical output transistor Q9. When transistor Q9 turns off, a linear current flows in the vertical deflection coil to produce a linear vertical deflection.

High Voltage Power Supply

The high voltage power supply is a resonant deflection system composed of transformer T4, the vertical deflection coil, the vertical height coil L4, and the linearity coil L3. The traditional "S" shaping capacitor is replaced by integrator U8. The nominal anode supply voltage is 12 kV.

Horizontal Oscillator and Driver

The horizontal oscillator and driver, U5 is a TDA1170. This IC provides a 60-Hz deflection voltage to its own power amplifier, which drives the horizontal deflection coil via its output, pin 4. The coil current is sensed by resistor R44 and fed back to U5. Linearity correction is provided by the RC network connected between pins 1 and 12 of U5.

Pin Cushion Correction

The horizontal deflection current feedback is used for pin cushion correction. The 60-Hz ramp is amplified and supplied to two integrators, U1 and U2. U1 integrates for a vertical scan period and then resets. The output is a ramp with an amplitude proportional to the vertical distance that the electron beam is from the center of the CRT screen. After buffering in U3 and U4, this signal is injected into the horizontal deflection circuit via transformer T1. This transformer appears to U4 as an inductor and the correction signal is therefore integrated again. A paraboloid is created with signal polarity changing as the sweep crosses center screen.

Integrator U2 integrates over the horizontal sweep period, also creating a parabolic waveform. This signal is buffered by transistor Q3, which drives transformer T3. Transformer T3 injects a signal opposing the vertical sweep, therefore reducing height as a function of horizontal position.

Video Amplifier

The video amplifier consisting of transistors Q7, Q10, and Q11 amplify the TTL video input signal and drive the CRT cathode.

Intensity Control

The display intensity is controlled by varying the CRT control grid voltage, via the INTENSITY potentiometer on the front panel.

POWER SUPPLY THEORY OF OPERATION

(Refer to schematic 0285-0011)

The 4500 power supply is a half-bridge, switching type. It consists of seven functional blocks.

Input Rectifier Filter

(Refer to schematic sheet 1)

The input rectifier filter rectifies and filters the AC line to provide \pm 175 V nominal to the chopper. This circuit operates as a voltage doubler in the 120 Vac input mode, and as a full wave bridge in the 240 Vac input mode. Ahead of the rectifier is a line filter which prevents the power supply from radiating RF noise out of the power input.

Housekeeping Supply

(Refer to schematic sheet 1)

Plus and minus 15 Vdc are generated by T1, Q1, and VR1 in the housekeeping supply; and are used by other power supply circuitry.

Pulse Width Modulator

(Refer to schematic sheet 2)

This circuit provides a 20-kHz drive, to the chopper, with a variable duty cycle to keep the -5.2 Vdc output constant. The modulator, U8 is a TL494 integrated circuit. Its outputs are buffered by Q7, Q6, T4 and T5 to provide an isolated base drive to the chopper.

Chopper

(Refer to schematic sheet 2)

The chopper stage consists of Q7, Q8, and associated circuitry. Q7 and Q8 are driven by the pulse width modulator to create a \pm 175 V excitation across T6. The diodes and inductors associated with Q7 and $\overline{\rm Q8}$ are snubbing and antisaturation circuits.

Transformer T6

(Refer to schematic sheet 2)

Transformer T6 has three center tapped secondaries. When the primary is driven by + 175 V, the secondaries yield + 48 Vac peak, + 8.7 Vac peak, and + 13 Vac peak. These outputs are rectified and filtered to provide + 21 Vdc, -3 Vdc, +6 Vdc, and -5.2 Vdc.

Post Regulator

(Refer to schematic sheet 3)

The \pm 21 Vdc, -3 Vdc, and +6 Vdc are post regulated by Q16, Q14, Q18, and Q20; providing +18 VDC, -18 Vdc, -2 Vdc, and +5 Vdc. Each voltage is adjustable and has current limiting.

Status Circuitry

(Refer to schematic sheet 4)

The power supply outputs are monitored by the status circuitry. If an output is subjected to an overcurrent, the pulse width modulator is inhibited by the action of U2, U5, U6, and U11. If the AC input is less than 85 Vac, the modulator is also inhibited.

The 17 V generated in the housekeeping supply is shaped by R1, C25, and Q13 to create the line sync signal used for line triggering. U10 and Q10 generate the RESET* signal used to reset the microprocessor and other circuitry.

CHAPTER 6 SCHEMATICS AND REFERENCE DRAWINGS

INTRODUCTION

This chapter contains the schematics, list of materials, and assembly drawings for the 4500 in the following order:

Front Panel

Front Panel	Board Schematic	0285-0026
Front Panel	Board Assembly Drawing	0285-0025
Front Panel	Board List of Materials	0285-0025
Front Panel	Assembly List of Materials	0285-0105
Front Bezel	Assembly Drawing	0285-0105

Chassis Assembly

Top Assembly Drawing	0285-0002
Top Assembly List of Materials	0285-0002
Chassis Assembly Drawing	0285-0019
Chassis Assembly List of Materials	. 0285-0019
Rear Casting Assembly Drawing	0285-0214
Rear Casting List of Materials	0285-0214
CRT Assembly List of Materials	0950-0131
Handle Assembly List of Materials	0111-0016
Handle Assembly Assembly Drawing	0111-0016
Mother Board Assembly Drawing	0285-0020
Mother Board Assembly List of Materials	0285-0020
Mother Board Schematic	0285-0021
CRT Intensity Board Assembly Drawing	0285-0130
CRT Intensity Board List of Materials	0285-0130
CRT Intensity Board Schematic	0285-0131

MPU Board

MPU Board	Schematic		0285-0046
MPU Board	Assembly Drawing		0285-0045
MPU Board	Assembly List of Materials	5	0285-0045

CRT Board

CRT Driver Board	l Schematic	0285-0051
CRT Driver Board	Assembly Drawing	0285-0050
CRT Driver Board	List of Materials	0285-0050

Sweep and Record Board

Sweep and Reco	rd Board	Schematic	0285-0261
Sweep and Reco	rd Board	Assembly Drawing	0285-0260
Sweep and Reco	rd Board	List of Materials	0285-0260

ADC Board

ADC Board	Schematic	0285-0341
ADC Board	Assembly Drawing	0285-0340
ADC Board	List of Materials	0285-0340

Attenuator Board

Attenuator Boa	rd Schematic	0285-0301
Attenuator Boar	rd Assembly Drawing	0285-0300
Attenuator Boar	rd List of Materials	0285-0300

Interface Option Board


Interface Board Sc	hematic	0285-0061
Interface Board As	sembly Drawing	0285-0060
Interface Board Li	st of Materials	0285-0060


Floppy Disk


Floppy Controller Board Schematic	0285-0056
Floppy Controller Board Assembly Drawing	0285-0055
Floppy Controller Board List of Materials	0285-0055
Floppy Disk, Top Assembly Drawing	0285-0296
Floppy Disk, Top Assembly List of Materials	0285-0296

Power Supply

Power Supply Top Assembly Drawing	0285-0003
Power Supply Top Assembly List of Materials	0285-0003
Heatsink Assembly Drawing	0285-0173
Heatsink Assembly List of Materials	0285-0173
Faceplate Assembly Drawing	0285-0156
Faceplate Assembly List of Materials	0285-0156
Filter Board List of Materials	0285-0180
Filter Board Schematic	0285-0181
Filter Board Assembly Drawing	0285-0180
Power Supply Board Schematic	0285-0011
Power Supply Board Assembly Drawing	0285-0010
Power Supply Board List of Materials	0285-0010









		And the second s
		-
		-
		ASS
		L_
		_
		<u> </u>
		_
		-
		<u> </u>
		-
		_
		-
		AS
		L


COMMENTS	TOTAL	UNIT COST	ITEM	- 201	QUAN	TITY P	-30	EMBLY	-10	PART NUMBER		PART 1	MAME	REF. DESIGNATION	VENDOR	NO.	DESCRIPTION	TY
	COST	COST	一	-60	~50	-40	-30	-20	1	0285-0027	FA	3R10	ATION			FRO	NT PANEL	
		$\vdash \dashv$	2	\vdash	\dashv				10	0287-0111				523,24,26-29 32-35				\dagger
			3															T
			4						1	1800-0005	IC			u4	7404			+
			5						i	1800-0240	IC			UЗ	74L52	:44		T
			6						2	1800-0301	IC			U1,2	74L\$15	6		T
			7						2	1700-0078	IC			U5, U7.	LM 55	5		T
			8						1	1700-0103	IC			Ц6	OP02	cJ		T
			9						1	1800-0106	IC			8U	7415	1		T
			10						١	3700 - 0079	IC			U9	10KBP	IN RE	sistor K	I
			[1]						2	1100-002	DIC	DE		CRI,2	IN474	4A ZE	EVER	I
			12						4	6400-005	LE	D_		D\$1,3,4,6		RE	D TRIANGLE	
			13						2	6400-005	LE	D		D\$2,5		GR	EEN BAR	1
			14						1_	4010-0222	CA	PACI	TOR	CII	2200 F	7		1
			15						2	4010-0104	+			CI,2	0.1 Mf			1
			16						6	4010-0103	+			C4,6,7-10	.Oluf			1
			17						1	4300-0002				C5	4.7uf			1
		أ	18						1	4010-0563					.056			Ţ
LY TIME	COMPON LEAD SPA									REF. DRAWING	<u> </u>	REV A B	PROTO	SED PER ERV			ATE DWN CKD	ŀ
	RES	14"	-	\vdash	-									DPERECO 2026	35	5	11/81 OW . M	╀
		•				-+			 	<u> </u>		ΙÉ		ED PER ECO 232	7	3	·3·82 779 P	t
					=							F		SED'DER ECO N		11	3-82 7mg P	I
			-	$oldsymbol{oldsymbol{\perp}}$							DATE	F	PROD	RELPER ERN N	1262	/2	482.00W	L
				\pm			\pm				5-9-8		LIST	OF MATERIA	AL	hio	matio	_
				#			\pm		ENGINE	ERDRS 1	-6-83	ή.	FR	ONT PANEL	_	OIO		ı
				\pm			\pm		MANUE	ACTUARO	4/0]		P.C.B.	 	102	85-0025	
			DAS	H	NUM	BER	+	QTY	22	in XXII	10/8							
			NO		NE	XT ASS	EMBLY		I	\vee		1		MODEL 450	○ ∞	DE	SHEET [0

COMMENTS	1	COST	COST					
	+	-						
	+-							
	1							
	+	-						
	+							
	+	L						
	1							
	+							
	-							
	1							
	-							
	1							
	-							
	+							
	+-							
ASSEMBLY TIME	СОМРО							
	<u> </u>	COMPONENT LEAD SPACING						
	ĺ							
	1							


COMMENTS		TOTAL UNIT COST COST		QUANTITY PER A	SSEMBLY	-10	PART NUMBER	PA	RT N	AME	REF. DESIGNATION	VENDOR	NO.	DES	CRIPTIO	N	TYPE
			19			ı	3000-1000	RES	15	TOR	R15			1003	, 1/4\	N, 5%	
			20			6	3000-1500		4		R3-8			150n	, 1/4	W.5%	
			21			1	3000-1300				RI			1307	, 1/4	W,5%	
			22			ı	3000-1001		T		RIG			iΚљ	, 1/4	W,5%	
			23			2	3000-5101				R9,14			5-1K3	1/4	W,5%	
			24			1	3000-200.1		T		RЮ			2 K.A	, 1/4	W,5%	
			25			1	3000-1302				R13			13K1	, 1/4	W,5%	
			26			1	3000-8201				RÍI			8.2K	, 1/4	W,5%	
			27			1	3000-2002		1		RI2			20K	,141	N.5%	
			28			1	3000-4701	RESI	\$T	OR	RI7			4.7K	,1/41	N,5%	
			29			ı	3000-2700	RES	157	OR	R2		7	2705	14W	5%	
			30			1	3700-0066	RES	PA	iCK	RPI		ī	OK 110	PIN	SIP	
			31			١	7400-0001	TRAN	SD	UCER	MTI						
			32			١	7000-0428	XPOC	ER	,MIG							
			33			AR		FOAT	M T	APE							
			34			1	0285-0123	CABL	LE P	ASSY NL							/W
			35			1	0285-0121										
			36														
ASSEMBLY TIME	COMPOR						REF. DRAWINGS		C _a	REVIS	DESCRIPTION DESCRIPTION	ON 3624		7/1/13	MW MW	CKD	APPD
						DRAWN		DATE									
						CHECKED ENGINEER					IST OF MATERIAL FRONT PANEL		bi	biomation			
							ACTURING			rk	P.C.B.	-					
			DASH	NUMBER	QTY		Y ASSURANCE			_	r. C. D.	Γ	ВС	285	5-0	025	G REV
			NO.	NEXT ASSEM							MODEL 450	O C	ODE	SHEET 2 OF 2			








COMMENTS	TOTAL	UNIT		QUANTITY PER 60 -50 -40 -3	ASSEMBLY		PART NUMBER	T	PART NA	ME OF	F. DESIGNATION	VENDOR		TYPE		
COMMENTS	TOTAL	COST	ITEM	60 -50 -40 -3	30 -20	-10	0285-0025	FNT			F. DESIGNATION	VENDOR	NO. DESCRIPTION	LM		
			1			 	0285-0118	BEZE								
		+	2		-	!	ļ							+		
		 	3			1	0285-0107							_		
		<u> </u>	4			20	0285-0110-02	PBC	APS				DK GIREY	_		
			5			6	0285-0110-01	ļ	11				LT. GREY			
			6			١	0114-0030	EXTR	USION PML							
			7			12	7000-0160	SFAC	ERS				#6x 1/4 "LONG			
			8													
			9			١	0285-0130	CRT	PCB					LM		
			10			2	7000-0141	STA	ND C	÷ŧ			\$ 34" LONG			
			11			1	0285-0348	CABL	E AS	SSY						
			12			t		†						1		
			13													
			14		1											
			15													
			16													
			17													
ASSEMBLY TIME	COMPOI LEAD SP					<u> </u>	REF. DRAWING	<u> </u>	REV	PILOT RE	DESCRIPTION PER ECO Nº PECO # 269	135	DATE DWN CK 4280 005 Zi 3-1582 Jul Chr	D APPD		
	LEAD SF	ACING	-	++-+-	-	-				REV. PER	<i>PER E CO N</i> * ! ECO * 269	2 2357 7	3 /z/a mw Nu	ίλ.		
									CD	PROD RE	L PER ERN	262"	12168 Del De	W 2-14-8		
						<u> </u>				REVUPE	K ELD		היון ארב פרנווו	-870		
				<u> </u>				DATE	L	<u> </u>						
						DRAWN		-881	니 LIST C		T OF MATERIAL		biomation			
			ا مادال	1-1083 BEZEL ASSY					Olomana	Diomanon						
		1			ENGINEER DIRS		ACTURAG	6/83	1			_		REV		
		1		0285-00-02	OTY	QUALIT	Y ASSURANCE	16/83	1			6	0285-0105	ā		
			DASH NO.	NUMBER NEXT ASSEM		1	**********				MODEL 450	0 00	DE SHEET	I OF (




COMMENTS	TOTAL	COST	ITEM	-60 -	QUANTI	TY PER	30 I	MBLY	1 10	PART NUMBER	P	RT NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYP
	1 03,		1	-60 -		1		1	1	0285-0105	8676	Z ASSY				1210
			2		1	,	1	1	,	0885-0003	POU	ER SUPPLY				LM
			3			,	1	1	1	0285-0019	<u> </u>	S/S ASSY				LA
			4	_		1	1	,	1	0285-0154		NUATOR SSY			†	LL
			5		1-		1	_	1	0114-0039-10	 	R, TOP				1
ii.			6		1	,	,	1	,	0114-0039-20	COVE	, BOTTOM				1
M			7			2	2	2	2	0111-0059	BAIL	KNOB				
#### ####			8			,	1	1	1	0111-0016	HAND	LE ASSY				14
			9													
			10													
			11			,	1	,	1	0950-0099	FOO	-				
			12			2	2	2	2	02850340-10	CHI.	ADC, PWA				44
			13								<u> </u>					21
			14			,	,	1	1	0285-0260	SWEE	PREC, PWA				Lu
···-			15			,	1	1	1	0285-0045	CONTR	OLLER, PWA				4
			16		1	1	,	1	1	0285-00 5 0	CRT	RIVER, PWA				4
			17			/	-	1	_	0285-0055-10	PWA	FLOPPY				4
			18	_	4	_	_		<u> </u>	REF. DRAWINGS	<u> </u>	REV	DESCRIPTIO		DATE DWN CK	D APP
SSEMBLY TIME	COMPON LEAD SPA											S REV	EE HISTORS SED PER ECO ISED PER ECO	7 0 3735 4065		NZ
				\equiv												
									CHECK	ED DUW 1.	DATE /9/8/ -1083	LIST (OF MATERIA	\L	oiomatic	חג
			-4 -30 -20	02	3 5- C	DN 0126 0126			1/10	ACTUAL OF	(82 (6/5)	TOP I	ASSEM B LY	1	0285-000	1 00
•		1	DASI		NUMB	ER T ASSE		ΤΥ	$-\kappa$		e/e1-		MODEL 4500		SHEET /	

COMMENTS	TOTAL COST	UNIT	ITEM	QUAN 60 -50	-40	-30	-20	-10	PART NUMBER		RT NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
			19		1	1	_		0285-0060	INTER	RFACE PWB				LU
			20												
			21		12	12	12	12	7000-0368	SCRE	w			6-32 × 38 CG	
			22		2	2	2	2	7000-0376	SCREW,	SOC HD. CAP			1/4"-20x 3/4" LG	
			23		2	2	2	2		WASH	ER			14" SPLIT LOCK HEL	,
			24				<u> </u>								
			25		1	1	1	1	0285 - 0317	SHI	ELD				
			26				!								
			27				1								
			28		1	1	1	1	7000-0401	FOAN	TAPE			1/8×1×4"	
			29		2	2	2	2	7200-0008	CABLE	. ⊒fT .				
			30		1	1	1	1	7000-0577-10	LLUCA, SLI	PON, MALE				
			31		1	1	L	1	0451-0073-01	RETA	INER				
			32		١	١	1	1	0451-0072-0	BRAC	KET				
			33		1	1	1	1	7011-1440-20	SCRE	.w			# 4 PAN HEAD	٥
			24		1	١	١	1	7083-1004-0	WASI	IER			#4 LOCK	
				\perp					ļ	<u> </u>					
ASSEMBLY TIME	COMPON LEAD SPA			$\pm \pm$					REF. DRAWINGS		REV	DESCRIPTIO)N	DATE DWN CKD	APPD
i ig R gi				##				\vdash							+
f" ∗ e ^g · .							<u> </u>	<u> </u>							+
						L_,		DRAWN		DATE					Ţ
						_		CHECK	PERGINS 3	DATE 8/9/8/	LIST (OF MATERIA	L	oiomatio	
		1						ENGINE					ı		11
								MARIE	ACEDRING Y ASSERANCE	6/80	TOP	ASSEMB	27		E-A
		1	DASH	NUME	BER	+	QTY	QUALIT	Y ASSERANCE				В	0285-000	<u> </u>
	1		NO.	NE	XT AS	SEMBL	Y	1				MODEL 4500	CODE	SHEET 2	OF 2


٠.





COMMENTS		TOTAL COST	UNIT COST
	+	CUSI	CUSI
	+		
	+		
		ļ	
· · · · · · · · · · · · · · · · · · ·	+		
	_		
	+	<u> </u>	
ASSEMBLY TIME	T	COMPON	ENT
	L	EAD SPA	ACING
	ĺ		
	ĺ		

TEM -		NTITY P				PART NUMBER	T	PART NAI	ME	REF. DE	SIGNATION	VENDO	OR NO.	DE	SCRIPTION	TYP
1	60 -50	-40	-30	-20	-10	0285-0217	CARD	CAGE	ASSY							2 N
2	+				,	0114-0041	+	IT CAS				 		 		+
3	+				2	0285-0117		TRUSI				 		+		-
						Ceas-CITT	5/2	DE RA	7/_			-		1		
4							 					ļ				_
5					1	0285-0214		R CAS 955Y								LR
ا ک					1	0950-0163		IER SU PACKE								
7					1	0950-0131 -20	CR	T ASS	sy					GRN		21
8					,	0285-0218		E AS								4
9														Ì		
0					4	7000-0434	1 SP	ACER					*	+	-	
11					1	0950-0099	FOO	7 <i>T</i>	71,000							
12						1	+					†		1		
/3					2	7000 - 0440	SPA	ACER						5/10	14. CL # (
14					1	0285-032/	SHIL	ELD CK	ет					1		
					<u> </u>		+							<u> </u>		_
	_			-	_		+					+				
	_				-		+					 		+		+
-					-		+			-		-				-+
+	-			<u> </u>	-	REF. DRAWING	is	REV	,	ļ	DESCRIPT	ION		DAT	E DWN C	(D APP
						-		A G			ECO NA				BI JKP R	
					1			Č			5C0 = 23			11110	W =	
								Q			ER EC				~ -	D
-	_				-			E	- 11		11 - 11		571 642	5-21- 6-24		-
-				-	 			E	DPOD	PEI	PER E) JUL 1-1	
					DRAWN		DATE	+				1	٥٥	1200	3. 2000 1-7	703
	1				1 -1 -	PERSINS	3/4/81		IST (OF M	ATERI	AL		L:	1:	
					CHECK	ED DU	1-H83	1							natio	חכ
	1				ENGIN	ER DRI	1-6-83	1 ~	<i>20</i> 0	2 /2	955EM	ان رہر				
	+				MANUE	ACTURA	6/83	1	<i></i>	<i></i>	-JJC///	UE /				RE
-10	0285	-000	2	1	QUALIT		16/83	1					В	028	5-0019	7 Ĝ
DASH		MBER		QTY	LNA	Y ASSURANCE	900	└								
NO.		EXT AS	SEMBI!	,	1			I		MC	DEL 450	٥ ا	CODE		SHEET	/ OF /



933907.	
	c
	ļ
ASSEMBLY 1	ASSEMBLY
ASSEMBLY T	
ASSEMBLY T	
ASSEMBLY T	
ASSEMBLY 1	
ASSEMBLY T	
ASSEMBLY T	
ASSEMBLY T	
ASSEMBLY 1	1
ASSEMBLY 1	<u> </u>
ASSEMBLY 1	
ASSEMBLY 1	i
ASSEMBLY 1	
ASSEMBLY 1	<u> </u>
ASSEMBLY 1	
	ASSEMBLY 1


COMMENTS		TOTAL COST	COST	ITEM	L-	-50	VIIIIY PI	R ASS	FWRLA	-10	PART NUMBER	1	PART N	AME]	REF. DESIGNATION	VENDOR	NO.	DE\$C	RIPTION	TYP
	+	CUSI	COST	1	-60	-50	-40	-30	20	1	0285-0009	PEA	2 7 00	TING			.			\top
	\vdash			<u> </u>	-						0285-0308	INTE	RFACE	PNL						+
	\vdash			2	-				\vdash	1	0285-0508	-	4SSY				-			+
				3						2	0950-0099	FOL	<i>77</i> .							
				4						1	2900-0002	FAL	<i>'</i>		∌ e.					
				5						3	7000-0080	64	IRD,	FAN	. ••					
				6						6	7000-0334	MT	5. M	17						
				7						1	0285-0215	CABL	<i>E 1</i> 55	Y-FAN				•		41
				8						1	2900 -0003		FAN		BI					
	\Box																			
	\Box				-															\top
	Ιt				<u> </u>	1						\dagger								-
	\vdash			-	\vdash							+					-			+-
	\vdash	1			+-							+-					-		_	+
	\vdash	-		-	-							+-								+
	\vdash			-	-							-						-		+
	\vdash				-							-							-	+
	\vdash			-	├ -							1								
				_										لـــــ		<u> </u>		Ta.==		
TIME		OMPON		-		+			-		REF. DRAWING	<u>s</u>	REV		DESCRIPTION OF THE PER ERW (3/9/6/	DWN CI	(D API
	LE	AD SPA	CING	<u> </u>		iШ							8		ED PER ECO Nº			12-16-21	JWC B	ź
				-	-								٦	REVIS	ED PER ECO Nº	2314				
					├-				 				C	MOD.	REL PER ERN	242		61.82	4 2	<u></u>
				-	L			_,		DDAWN	1	DATE								
٠					\pm			_		CHECK		DATE 2/20/81	L	IST (OF MATERIA	\L	hi	О ГП	atio	`
					\pm			_		ENGINE	ER	1-1083 - 6-83	ł	AS	BSEMBLY-		Ul	UIII	und	ו וכ
					\dashv					MANUE		6/83	1	RE.	AR CASTING	_				TRE
				-10		285			7	QUALIT	Y ASSURANCE	1/6/83	1			- [B $arphi$.28 5	-0214	Z RE
			1	DAS			ABER	SEMBLY				, -	 		MODEL 7500	. 	ODE		CHEET	1 OF 1

TOTAL	L UNIT	ITEM	QU.	ANTITY	PER AS	SEMBLY	/ I =10	PART NUMBE	R	P	ART NA	ME	REF. DESIGNATION	VENDOR NO	DESCRIPTION	TYPE
		1	-50 -50	_			1	9000-002	2-10	CI	e7		WHITE	C822P4		+-
		2		1	1	1	_	9000-002	23 0	C F	2 <i>T</i>		GREEN	C822P4	NIPPON ELECT.	1-
			-	Ti	Ė	-	1	9000-0047	-20 E	ŒFL	ECTIC	<i>N</i>	1	1	GREEN	+ -
-	+	\vdash	_	<u> </u>			<u> </u>	1								+-
	+		_	 	-	+_'-	-								+	┼
	+	7	-	A/a	A/a	Α/	Α,	1				N EOI		0140	A/ PHA VIII O.D.	,
-++-	+		\rightarrow	1.7K	1/2	/R	/R							2162	APPROX 7/N.	
				1	1	1	1	7000-0375	5 5	SPA	51/1/2	3				
				2	2	2	2		- 4	GNZ.	LUE	ç			#6	
		9														1
		10					-									_
		11	-					!								1
		12														+-
		/3				!									<u> </u>	1
	†	14	1	A/R	MR	No	A/R	2000-0004	, ,	MA	LINE	T			+	+
		15			1	1	—	İ	 	71001	וחבט	D/1				+
11					!	<u> </u>	† —							<u> </u>	+	+-
		17			-									 		+-
	+			 	 	-		 				-+		 		\vdash
		70		 	 	 	 	REF. DRAW	NGS		REV		DESCRIPT	TON	DATE DWN CKD	APPD
			_	ļ		_					A	PRAT	TYPE		8-21-80 AbC	ALL
											G			± 3588	658 30C DW	6-17-87
		-		-	└						C				49.H 128 444	
1	İ	\vdash	-+		├	Ļ	-	+							7-12-81 CHIC MAS	
1	1	-		 		├		 		-+						-
		-				<u> </u>	00000	L	I D4		١.	REV'D	PER ECO #7	2441	75404 14 14	<u></u>
		<u> </u>	+		-+-		DRAWN	Marcall	3-22	-80	L	IST (OF MATERIA	AI [
		-30	0112	-02	00	1	CHECK	R. Dan	4/13/	181	_		or more Elem	^-	DIAMOTION	\Box
	!	.40				1	ENGINE	IR (4/10	7.	_					
	j		0285-	0019	,	1	MANUE	CTURING ()	110	/ &/	2	~ /	ASSEMBL	- Y		
		-40	0/14-	0003)) /(Lock	14/10	181				<u> </u>		REV
			0950-	0003		OTY		T DEBURANCE	4-10	18-0				B	0950-0131	16
	- 1		, ,,,,		- 1	4										
	COST	COMPONENT LEAD SPACING	COST COST 1 2 3 4 5 6 7 8 9 7 7 7 8 7 7 7 7 7 7	COST COST 1	COST COST 1	COST COST	COST COST	COST COST	COST COST	COST COST	COST COST	COST COST	COST COST	COST COST	COST COST	COST COST

ASSEMBLY TIME COMPONENT REF. DRAWINGS REV DESCRIPTION DATE DWN CKD AF	
ASSEMBLY TIME COMPONENT REF. DRAWINGS REV DESCRIPTION DATE DWN CKD AF	
ASSEMBLY TIME COMPONENT REF. DRAWINGS REV DESCRIPTION DATE DWN CKD AF	
ASSEMBLY TIME COMPONENT REF. DRAWINGS REV DESCRIPTION DATE DWN CKD AF	
LEAD SPACING A SECTION FOR ECO 11/10 CM 11/10 C	ASSEMBLY TIME COMPONENT LEAD SPACING COMPONENT LEAD SPACE COMPONENT LEAD SPACE COMPONENT LEAD SPACE LEAD SPACE L

•


REV -: RELEASED TO PRODUCTION
REV A REVISED FOR ECOMORES SYFFILE. THE
REV B! REVISED FOR ECO # 1764-JUNG 6-2681
B: PROD. REL PER ERN #2621-9-13 MG
C: REVISED PER ECO 3848 mw/3



-10 0111-0001-20 1 -10 0320-000 1 -10 012-0003 / TMCCem 9-27-781 DRS 14-09 St. H. 16/13


HANDLE ASSEMBLY


0111-0016 C



	т —	TOTAL	UNIT
COMMENTS		TOTAL COST	UNIT
			\vdash
	Ī		
	├ ─		
•			
	╁		
	L		
	1		
	╁─	 	\vdash
	1	1	
	-		
	l		
	ļ		
	l	1	
	 	-	 i
	T		
		<u> </u>	
		ļ	
	L	ļ	
ASSEMBLY TIME	T	COMPON	ENT
	L	EAD SP	CING
	(ľ
	l		
			į
			!
	1		l
			1
	-		i
			1
			1
			-

TEM	-60	QUA T =50	NTITY P	ER ASS	-20	-10	PART NUMBER	-	PART N	AME	REF. DESIGNATION	VEND	OR NO.	DESCRIPTION	TYPE
i		-		- 50		1	0285-0022	FA	B		ţ.			4500 MOTHER B	•
2						1	3000-1200	RE	5157	OR	RI			1200 ,4w ,5%	
3						9	6000-0394		BNC		B1-B9				
4						7	6000-0393	CON	NECT	OIS.	7 - ال			BO PIN DIP	
5						3	6000-0270	CON	NEC	TOR	J9-11			50 PIN DIP	
6															
7						1	0285-0346	CABI	EΔ	SSY				20 CONN	Ī
8						2	6000-0390	HΕ	ADE	R	17،ما آل			26 PIN DIP	
9						1	6000-0385-06	HE	ADE	R	J14-			GPIN	
10						1	8850-0000	HE	ADE	R	J12		-	26 PIN, R-ANGLE	
11						1	P8£0-000a	HE	ADE	R	J19			34 PIN	
2						1	6000-0023	CON	NEC	TOR	J18			4 PIN	
3						4	6100-0154	50	CKE	Т	118			PL SOCKET	
4						1	0285 - 0333	CAB	LE A	ASSY					LM
5						3	4000-0025	CAF	PACI	TOR	C1,C2,C3			.1UF, 50V, 20%	1
ماا															
17															
8															
							REF. DRAWINGS		EZZ I DO DE	REVIS REVIS REVIS REVIS	DESCRIPTI ED PER ECO NO SEP PER ECO NO SED PER ECO 26 SED PER ECO 26 SED PER ECO 27 TED PER ECO 27 REL DEL ERN	• 275 U= 370 72 2680 7/4	9 05 ,	DATE DWN CKD 1-8-8 JnD DCM 1-8 JnD DCM 1-8 JnD DCM 1-8 JnD DCM 1-8 JnD D	APPD 2-4-8) 2-14-8
DAS		NII	MBER		OTY	ENGINE MANUE	DAN 1-	0ATE 17.80 1483 6-83 6/83		IST (OF MATERIA ASSEMBLY, MOTHER BE	٩L		Diomation 0285-0020	REV P
NO			EXT AS		•				<u> </u>		MODEL 450	0	CODE	SHEET	OF /






COMMENTS	Ī	OTAL	UNIT COST	ITEM	-60	QU/ -50
	t i			1		
	$\dagger o$			2		
	\vdash		$\overline{}$	3		
	\vdash			<u> </u>	ļ	
	\vdash			4		
				5		
	\vdash				-	
	\vdash			-		-
	\vdash			-		
	++				-	-
	\vdash		\dashv	\vdash		
	\vdash		\longrightarrow	ļ		-
ASSEMBLY TIME	CC	MPON	ENT			
	LEA	D SPA	CING			<u> </u>
				\vdash	-	-
				\vdash	-	\vdash
				-	\vdash	L
					\Rightarrow	
	l			-	+	
			l		$^{\perp}$	
				-10	-	285
			İ	DAS	н	N

TEM	- 66.1	QUA	ATITY PE	R ASS	FWRLA	- 10	PART NUMBER	F	ART N	AME	REF	DESIGNATION	VEND	OR NO.	ł	DESC	RIPTIO	N	TYPE
1	-60	5 <u>0</u>	-40	-30	-20	~10 (0285-0132	PUB		NSITY					T				_
2						1	6400 -0039	LEG							R	ED			
3						1	3500 - 1035	POT	Γ										
4																		-	
5						/	0285-0124	CABL	E A	:3Ÿ									LM
Ī																			
į																			
i																			
								ļ							<u> </u>				<u> </u>
																			L
_	_						REF. DRAWING	<u></u>	REV			DESCRIPTA			1,	DATE	DIMN	CKD	APPE
							REF. DRAWING.	° -	Ā	DILOT	REL	PER ERN	135			5-2-80 5-17 6 2	DE	E	AFFL
									A B	REVISI	ED F	er eco = 2	736		Ž	4-88	No.	36. p.	
\dashv	-			-						 								- '	
\exists																_			
	I			\Box		DRAWN	AUDELL	DATE 6-2-90	i	IST () F	MATERIA	<u> </u>						
	\pm			\pm		CHECK	ED DEW	1-10-83				NAILKI			OİC	M	at	io r	7
	+			+		MANUE	ER XV.	-6-83				A554	τ .						
10			0105		1	QUALI	Y SEUTIME E	16/83						В	02	es-	013	0	B
DAS			MBER EXT ASS		QΤΥ	Ma	W Dester	ده				MODEL 4500		CODE			SHF	ET /	OF /


DWG. NO. 0285-0131, SH | REV.


			REVISIONS	,			
REV	ECO#		DESCRIPTION		DWN	CHKD	DATE
A		PILOT	REL PER ERN 135		DS	RD	5/11/81





															1
			-50	-40	-30	-20	-10	PART NUMBER	P/	ART NAME		DESCRIPTION/S	PECIFICATI	ON	ITEM
			_DO	NOT S	SCALE	DRAW	ING	DRAWN	DATE	06					
						D SHARP CHES AND		SAMDELL	5-8.81	l GL	JU	LD 🗫	DIOM	atioi	ן
			OVER	ADDED F	INISHES	EXCEPT		CHECKED							
			SURFA	CE ROUG				DGW	1-10.83		RI	INTER	121151	,	
	·			TO	LERAN	ICE		PROJ. ENG.				HEM.			
			DIMENS			LE SIZE:	202	DRI	1-6-83	ŧ	2 C	Libelal.			
			X ± .1 .XX ± .	020 ±	1° .60	.599 ± .(0999 ±	.004	MANUFACTURING	1/./	SCALE	SIZE	PART NUMBER			REV
-10	0285-0130		.XXX ±	.010	1.0	00-1.499	÷: .005	the April	16/83		В	0285-01	31		A
DASH	NUMBER	QTY	ENG.	SERV.		D/	ATE	QUALITY ASSUR	1/-/83			<u> </u>	·		
NO.	NEXT ASSEM	BLY						MANAGE PAREN	10/03	CODE アノ	00 -	A	SHEET	/ OF	/

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4427









		
		<u>-</u>
		·
		-
		-
The Committee Co		. AS
		F
		A
		A
		A
		A
		A

A Company of the Comp			
COMMENTS		TOTAL COST	UNIT COST
	•		
, , , , , , , , , , , , , , , , , , , ,			· · · ·
,			
	-	· ·	
	-		
	-		
ASSEMBLY TIME	Ŀ	COMPONEAD SPA	ACING
	L_		

TEM -	251	QUAN	TITY P	-20	EMBLY	-05	PA	RT NUMBER	1	PAR	T NAME		REF. DESIGNATION	VENDO	R NO.	1	DES	CRIPTIO)N .*	TYP
	-50	-40	-30	-20	-10	-05	028	35-0047	FA	BR	ICAT	ON							·	†**
2		+					0285	-0245-05	MAT		PCR			-		†				+
3		-		-	'		023	, 50470	1,4,1,							+-				+-
4	\dashv	\dashv			_	_,-	1800	2910-0	T.	<u> </u>			216	7414	503	+				+
7 5.	•	+		-		2		0-0031	1				4B,7C	745		+			. 4.	+
6	- +	-+			_	<u></u>	1	-0105	H				12A	74 LS		-		**		-
7	-	-			_	2		-0106	++				3B,10A	74 L		4-				+
8	\dashv				_	2		-0092	H	•		· ·	IB;3A	745		†-			•	十
9	1	\dashv		-		3		-0107	+	•			6C,10D,11A	74 L9		+-		·		+
0		\dashv		-		4	-	-0109	\vdash				12D,12B,9B,6E	74 L9	508	+-				+
11		_			_	<u> </u>		-0060	,				2C	745		+				+
12		\dashv						-0110	H				ΙE	74L	310	+-				+
13					_	2		-0214	H				IOC, 15B	74 L	511	1				\dagger
14		7						-0275	tt				14A	74L5	521	+	-			\dagger
5					_	1		-0244					5A	745	32	\dagger				T
6	\neg	\neg			_	3		-0216	Ħ	-			15C,5C,8A	74 L	532					1
7					_	ı	,	-0113	,				13C	74L	554					1.
8					_	2	180	0-0054	1.0	:.			6B,6D	745	74	T				T
								REF DRAWINGS		1	B P C R C R E L E L	EVIS EVIS EVIS	DESCRIPTION FOT YPE. REL PER ERN 0 ELP PER ECO*184 ELPER ECO*2 ELLE ECO*2 SED PER ECO*2 SED PER ECO*2	139 10 ::-1 :114 322	5-		DATE 14 A	7777A	CKD JL RG	APF
						ENGINE MANUE	ACTURIN	ω / G /	DATE -1083	, 3		-	OF MATERIA SSEMBLY PU BD	AL	В			-00	tio	PF
DAS		NUM	BFR	+	QTY	QUALIT	Y ASSU	RANCE	1.7	- L				l	В	OZ	.07	-00	177	1

COMMENTS		TOTAL COST	UNIT COST
	T		
	-		
	-		
	L_		
	-		
	\vdash		
	ļ		_
ASSEMBLY TIME	L	COMPONEAD SPA	ENT

ITEM -6	0 -50 -40	-30 -20		PART NUMBER		F	PART NAME		EF. DESIGNATION	VENDOR	R NO.	DESCRIPTIO	N TYPE
19			8	1800-0115	, I	.c.		1C.	7B,7E,7F,8C.),9D,11B	74LS	74		
20			1_	-020	6	<u> </u>		51	3	7458	36		
21			4	-003	9			- 1),5D,4A,2B	7451	12		
22			9	-006	8	T		136	5,9C,10B,12C,13A 5,14B,13A,16B	74 LS	112		
23			2	-019	3			170), 16C	74LS	138		
24			1	-033	2			116	<u> </u>	74L5	5148		
25			1	-018	1			12	E	74LS	151		
26			4	-021	7			180	C,19C,20C,21C	74LS	153		
27			2	-021	3			17/	A,18A	74LS	157		
28			2	-020	8				C, 3D	745!			
29			9	-012	5			4C	,4D, 2D, ID, 9A,	74LS	161		
30			1	-019	0			2 E		74L9	5174		
31			1	-033	0			144	2	74 LS	195		
32			2	-024	Ю			9 8	IOE	74LS	244		
33			1	-026	8	Т		14	E	74L5	245		
34			4	-025	31			131	E, 4F, 8E,3F	74L9	273		
35			2	-033	3	,		IF,	6F	74 LS	299		
36			3	1800-029		.c.		2.2	.C,15E,16E	74L5	37 3		
	+			REF. DRAWIN	GS	-	REV RI	EVISER	DESCRIPTION PER ECO			DATE DWN	CKD APPI
						\Box	JR	EVISED	PER ECO #	2688		8/2/82 カカガ	WW.
			 -	<u> </u>					PER ECO			12/82 777 H	
-+	+-+-	_				\dashv			PER ECO			12-20-8 DUW	
	+ + +		 			-+	M R	FVISED	PERECOI	14 3AC	A	2283 WG	Day 7:13:
						\neg			PER ECO			7883 XMC 11/7/83 HW	BEW
			DRAWN		DÁ	ΤE						11 10317 100	
			CHECKE	D	\vdash	\dashv	LIS	ii Or	MATERIA	*L	h	iomat	ion
			ENGINE	ER	\vdash			ASS	EMBLY				
			MANUFA	CTURING				MPU	BD	\vdash			A _ REV
	NUMBER	OTY	QUALIT	ASSURANCE		\neg				1	В	0285-00	045 N
DASH													

COMMENTS .	1-	TOTAL COST	UNIT	ITEM -
COMMENTS .	ŀ			37
				38
•				39
				40
				41
	T-			42
				43
				44
				45
				46
				47
	t			48
	1			49
	1			50
				51
				52
				53
	 			54
ASSEMBLY TIME	Ī	COMPON	ENT	i 🗏
•	-	EAD SP	ACING	
-				
				DASH NO.

TEM 20 30 30 30 30 30 30 30																	
1 1800 - 0337 I.C. 17E 74L5375																٠	
1 1800 - 0337 I.C. 17E 74L5375	ITEM	QUA	NTITY F	PER AS	EMBLY	-10	PART NUMBER	·	PART NAME	:	REF. DESIGNATION	VENDOR N	10.	DES	CRIPTIC	ж.	TYPE
1 1800 - 0338 I.C. 5E		-50		-50	-20	0											
1	38					1	1800-0337	I.C			17E	74 LS3	75				
1	39						1800 -0338	I.C	. ,		5E	74LS3	99				
1 100	4ò					2	1800 -0220	I.C	<u>.</u> .		3E,4E	74L56	70				
B	41					1	0285-0370-01	CHR	PROM		5 F						
1 0285-0371-01 MAP PROM 17C	42																ĺ
1 0285-0371-01 MAP PROM 17C	43				-	8	1800 - 0320	I.C			194,19B, 20A,20B 21A,21B,22A,22B	4516					T
1 1800 - 0339 1.C. 14D 8088	44					1	0285-0371-01	MAP	PROM								
1 1800-0327 I.C. 11D 8284	45				!	1	0285-0372-01	GRA	PROM		2F						
1 1700-0078 1.C. 19F, 19G 1M6561	46					1	1800 -0339	1.C			14D	8088					
2 1820-0074 I.C. 19F, 19G 1M6561 50 1 1300-0007 TRANSISTOR Q1 2N5179 53 2 1300-0028 TRANSISTOR Q2,4 2N3904 54 1 1400-0019 TRANSISTOR Q3 2N3906 REF. DRAWINGS REV DESCRIPTION DATE DWN CKO APPO REF. DRAWINGS REV DESCRIPTION DATE DWN CKO APPO CHECKED ENGINEER AS SEMBLY MANUFACTURING MANUFACTURING MPU BD DASH NUMBER OTY DASH NUMBER OTY	47						1800-0327	I.C			11D	8284					
50	48					1	1700-0078	1.0			8F	NE 55	5				
1 1300-0007 TRANSISTOR QI 2N5179	49					2	1820-0074	I.C			19F, 19G	IM 656	,1				
1 1300-0007 TRANSISTOR QI 2N5179	50																
2 1300 - 0028 TRANSISTOR Q2,4 2N3904 1 1400 - 0019 TRANSISTOR Q3 2N3906 REF. DRAWINGS REV DESCRIPTION DATE DWN CKD APPD DRAWN DATE CHECKED ENGINEER MANUFACTURING MANUFACTURING MPU BD DASH NUMBER QTY DASH NUMBER QTY CHECKED ENGINEER MANUFACTURING MPU BD B 0235-0045 N	51								•]
1 1400-0019 TRANSISTOR Q3 2N3906 REF. DRAWINGS REV DESCRIPTION DATE DWN CKD APPD DRAWN DATE CHECKED ENGINEER ASSEMBLY MANUFACTURING MANUFACTURING MANUFACTURING MANUFACTURING MPU BD DASH NUMBER QTY DASH NUMBER QTY	52					1	1300-0007	TRA	NSIST	OR	QI	2N517	9			•	
DRAWN DATE LIST OF MATERIAL CHECKED ENGINEER MANUFACTURING	53					2	1300-0028	TRA	NSIST	OR	Q2,4	2N390	4				
DASH NUMBER OTY DARWN CHECKED ENGINEER MANUFACTURING DASH NUMBER OTY DASH NUMBER OTY DASH NUMBER DATE LIST OF MATERIAL ASSEMBLY MPU BD B 0235-0045 REV N	54					1				OR			(ع)د				
CHECKED ENGINEER ASSEMBLY MANUFACTURING DASH NUMBER OTY CHECKED ASSEMBLY MANUFACTURING CUALITY ASSURANCE LIST OF MATERIAL ASSEMBLY MPU BD B 0235-0045 RV NUMBER OTY			 				REF. DRAWINGS		REV		DESCRIPTI	ON		DATE	DWN	CKD	APPD
CHECKED LIST OF MATERIAL ASSEMBLY MANUFACTURING MPU BD DASH NUMBER QTY CHECKED ASSEMBLY MPU BD B 0235-0045 RV DASH NUMBER QTY		\pm												\pm			
CHECKED ASSEMBLY MANUFACTURING MANUFACTURING MPU BD DASH NUMBER QTY CHECKED ASSEMBLY MANUFACTURING QUALITY ASSURANCE B 0235-0045 RV ASSEMBLY B 0235-0045 RV ASSURANCE	-	+	┼	┼	┼				\vdash					+	-	+-	<u> </u>
CHECKED LIST OF MATERIAL ASSEMBLY MANUFACTURING MPU BD DASH NUMBER QTY CHECKED ASSEMBLY MPU BD B 0235-0045 RV DASH NUMBER QTY	\vdash	-	-	<u> </u>		-								+-	-		
CHECKED ENGINEER ASSEMBLY MANUFACTURING MANUFACTURING DASH NUMBER QTY DASH NUMBER QTY DASH NUMBER QTY						DRAWN		DATE	1 11	ST.	OE MANTEDIA	A.I.			1		
MANUFACTURING M PU BD B 0235-0045 N DASH NUMBER QTY] '' '			`	6	ОП	JQ	tio 1	n
DASH NUMBER QTY QUALITY ASSURANCE B 0235-0045 REV				-		1	1]								
DASH NUMBER QTY				7		L			-	М	ואח פח	В	. 0	235	5-0	045	
	DASH NO.			SSEMBI		}			 		MODEL 4500			<u> </u>			1

COMMENTS		TOTAL COST	UNIT
	1		
	\top	†	
	+		
	-		
	+	ļ	
		ļ	
·			
	1		
		 	
	+		<u> </u>
	Ц_	<u> </u>	
	ı		
	1	<u> </u>	
	\dashv	 	-
		├	
		ļ	
		<u></u>	
ASSEMBLY TIME	L	COMPON	ENT ACING
	1		
	-		

TEM	- 22.1	QUA	TITY P	ER ASSE	MBLY	-10	Р	ART NUMBER	P/	RT NA	ME	REF. DESIGNATION	VEND	OR NO.		DES	CRIPTIO	ON.	TYP
55	-60	50	-40	-30	-20	2	37	00-0076	RES	PA	cK	RPI,3			4	7_1_	81	NIC	4 R
56	1					2	37	00-0074		T		RP7,8			10)Ov	, 16	PIN	88
57	1					i	370	0-0016				RP4			İK	. 8	PIN		7 R
58						1	370	0-0015	1			RP5	†		10	K.	3 PI	N	7 R
59	-					1	370	00-0041		ļ —		RP2	1		4.	7K,	8 F	PIN	7R
60						4	37	00-0049	RES	PA	CK	RP6,9,10,11			+-			OPIN	8 8
61	-												1		1	-			†
62						5	30	00-3306	RES	IST	OR.	R23,24, 32,47,56			33	3.A.,	1/47	v,5%	\top
63						ප		-4706		4		R38,39,40,41,			4	7 <u>.r.,</u>	-		T
64						0		-1000				R3, 16, 17, 18, 19, 26 27, 28, 29, 79	»		10	r OC	,		
65						26		-4701				R6,12,13,14,15,2 46,48,49,51,5		35,34	4.	.7K			
66						1		-5100				R60			- T	ا0جـ			T
67						i		-1500				R2			15	50.n			
68						5		-2200				R8, 9,10,11, 33			2	ر20	-		
69						1		-5600				R4			5	۰۵۵	-]		
70						7		-1001				R5,20,25,37,52, 50,64			13	۷			
71						ı		, -2001				RI			2				L
72						3	300	00-1002			OR	R34,50,61			IC			,5%	
_							<u> </u>	REF. DRAWINGS		REV		DESCRIPT	ION			DATE	DWN	CKD	APF
							=											_	
																<u> </u>			
							_												
	\perp			4		DRAWN			DATE	L	IST	OF MATERI	ΑL		. :.		1	L!	_
	+			#		CHECKE			\dashv		A:	SSEMBLY		()K	DIT	JO,	tio	П
	#			丰		MANUF		ING			k	APU BD		ļ.,					RE
	#		4000	_	272	QUALIT	Y ASSU	JRANCE	\dashv			5		В	02	285	-0	045	N
DAS	_		MBER	SEMBLY	YTÇ	<u> </u>						MODEL 470	<u> </u>	CODE			SH	EET 4	OF 7

			•
 	 	and the second s	


														,			• • • •	
COMMENTS	TOTAL COST	UNIT	ITEM	-60 -	OUANTITY 50 -40	PER ASSEM	BLY	-10.		ART NUMBER		RT NAME	REF. DESIGNATION	VENDOR NO.		DESCRIPT		TYPE
			73					1	300	00-2702	RES	SISTOR	L R55		27	K, 1/4	W,5%	
			74									1			ļ		1	
			75					1		-5103		<u> </u>	R54	•	510	DK,		
			. 76		Ì			5		- 2201			R62,65-68		2.2	Κ,		
			. 77				İ			•		,					,	
•			78					1	30	00-6800	RES	STOR			680	کہ , 4	W,5%	
			79				4	ماة	400	00-0005	CAPA	CITOR	61,6-23,25-33, 52,53,56-65	35-50	.01	μf		
			80					1	400	00-0029		1	C51		.05	inf, 10	OV	
			81					2	400	00-0025			C24, 34-		.1,	uf, 50	٧.	
			82				1	1	440	00-0039			C55 ·		-	uf,6V		
			83					1	41	00-0005			С3 .		10	pf. 50	0	
			84				\top	1	410	00-0029		+	C2		30	pf, 50	oV	
			85					ı	410	0-0015	CAP	ACITOR	C 5		100	20.pf,	500V	
			86				1	ì	460	00-0012	VAR	CAP	C4		5-1	20 pf,		
			87															
			88					1	5ic	0-0019	CRYS	STAL	Y1		40	MHZ	7,	
			89															
			90				\top	4	64	00-0039	LED		CRI THRU 4		RE	D		
SEMBLY TIME	OMPON	ENT				-	\mp			REF. DRAWINGS		REV	DESCRIPT	ION	1	DATE DW	N CKD	APPD
	 AD SPA	ACING			_	1			_									
																1		
							\pm											
				oxdot			-	RAWN			DATE					L		
						+		HECKE			DATE	LIST	OF MATERI	AL I	~i~	_	tior	_
				-				NGINE			\dashv	A	SSEMBLY			HIIC		1 .
							М	IANUFA	ACTUR	NG	-+	М	IPU BD	<u> </u>				REV
				\pm				UALIT	Y ASSL	JRANCE	\dashv			В	028	35-C	045	
		1	DAS		NUMBER	SSEMBLY	┷┼				-		MODEL 4500	CODE			HEET 5	


COMMENTS		TOTAL COST	UNIT COST
NOTE: FOR ITEM 108	L		
(LITHIUM BATTERY);	L		
SPECIAL HANDLING IS			
RED'D THROUGHOUT			
INTERNAL PROCESSING			
ASSEMBLY TIME		COMPONEAD SPA	
The same of the sa			
1			


ITEM	601			ER ASS		1 10	PAR	T NU	IMBER	T	PART N	IAME	REF	DESIGNATION	VEND	OR NO.	T	DESC	RIPTIC	N	TYPE
91	60	-50	-40	-30	-20_	-10 			0078	SW	ITC	H	52				PI	JSH.			+
92	+					1			0037	+			51		-			POS			\vdash
93	1												1								T
94	\top	_				2	7000) - (0120	EJE	CTC	OR			† –		\top				
95	1					:											T				
96	+					1	2100) –	0005	IND	UCT	OR	LZ		1		1	uh			
97						1	2100) - c	0002	IND	UCT	OR	LI				4.	7uh	ا		T
98																					
99			-			2	9000	-00	94-01	BUS	55 1	BAR					7	PIN	5ء.	SP.	
∞						1		F	-02			-					8	PIN		1	
101						2			-03								IC	PIN			
102						1			-04								15	PIN			
103	Ĺ					1			-05								2	I PIN			
104						1			-06								22	PIN	1 ,		
105						4			-07	Ī							23	3 PIN	ها.	5 SP.	
106	_					1			-08		1						2=	PIN	PIN	MOVED	
07	Ĺ					1	9000	-00	94-09	BUS	55 E	BAR	1				23	BPIN		MOVED	
108	1					ı	7000				TTE	RY	ВТ				2.4	V LIT			
_	#						, RE	EF. 0	RAWINGS		REV			DESCRIP	TION			DATE	DWN	CKD	APPD
#	1																				
								_				+-									
\dashv	+	-										-									
	L	_		T		DRAWN			T	DATE		IST	OF	MATERI	ΔΙ			`			
	<u> </u>			#		CHECKE					'			EMBLY			DĬ (ЭM	al	ior	1
	1			\pm			CTURING	i						BD.			,				
DASH	1	NI /A	IBER	1	OTV	QUALIT	Y ASSURA	NCE	-+		1	10	, , ,		i	В	02	85-	-00	045	REV
NO.				SEMBLY	QΤΥ									MODEL 45	00	CODE	-			ET 6	


				_	,	- AT	NITITY :	NEO 42	ector.		,			+					
COMMENTS	L	TOTAL COST	UNIT	ITEM	-60	-50	40	-30	-20	-10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DE	SCRIPTI	ION	TYPE
				109															
	t^-	<u> </u>		110	+-		·	<u> </u>				1							
	+			-	+-		├			_		-				+			
				111	<u> </u>					<u> </u>									
				112	1			İ		1									
	 			113	+		-		†	-		 				1			 -
	+			114	+		-			1	7200-0031	M	DUSE TAIL			1			+
	1			115	+		├		1	9	6100-0120	+	CKET	19-22(A\$B),17C		16 P	N		+-
	+	-	\vdash	116	+	-	 	-	-	3	6100-0156	+	OCKET	11D,19F,19G		18 F			+
	1	ļ			-	-	ļ .	-	-		<u> </u>	+		+		+			
	ļ			117	+	_		_	ļ	2	6100-0122	+	OCKET	F2,F5		24 F			
	<u> </u>	ļ		118	<u> </u>					1	6100-0123	50	CKET	14D		40	PIN		
				119						<u> </u>	ļ								
				120															
				121															
				122	1														
				123	,				1										
	T			124			<u> </u>												
				125	1	-	<u> </u>		T		1	1					-		1
SSEMBLY TIME		COMPON	JENIT .								REF. DRAWINGS	<u> </u>	REV	DESCRIPTION	N	DATI	DWN	CKE	APPD
SEMBET THE		EAD SP		<u> </u>	+-		 		┼ -				 				+-	+-	-
		-																	
	1			<u> </u>	_	<u> </u>		↓	 	-			+				—	+	
				\vdash	\vdash	 	 	<u> </u>	+-	-	 	·	 			-	+	+-	+
	1				T			t^-	1				 			\neg	_		
					Т		•	T		DRAWN		DATE	LIST	OF MATERIA					
	-				_					CHECK	ED		LIST	OF MATERIA	`` 	DiO	\cap	tic	חי
				-	+					ENGINE			AS	SEMBLY					/I I
					#					MANUF	ACTURING		1 ~	IPU BOARD	ļ				RÉV
					\pm			_		QUALIT	Y ASSURANCE		1 "	.,	В	0285	-00	45	N
				DAS			MBER	I	QTY	\vdash			+	MODEL 4500					7 OF 7
	1			NO	J.		NEXT A	SSEMBL	.Y	<u> </u>			1	MODEL 4500	CODE			I CC I	, or /


.











		Γ
		1
		· ·
		
		ASSEM
		<u> </u>
		-
		<u> </u>
		-
		 ASSE
		<u> </u>

COMMENTS	T -	TOTAL.	COST	ITEM		QUA	NTITY PER	ASS	EMBLY		PART NUMBER	1	PART	NAME	REF. DESIGNATION	VENDOR	NO	DESCRIPTION	TYP
COMMENTS	+	COST	COST		-60	-50	_40 °	-30_	-20			+.			NET. DESIGNATION	- FEITEON		DESCRIPTION	+
		']]		·		<u> </u>	1	0285-0052		P. W. B						1
				2								Τ							
	+	 		-	 	_			 			+				 			+-
	1			3	Ŀ				L	<u> </u>		4							
	-			4					3	3	1700-0083	3	I.C.		U1,2,3	TLO-8	32		1
	1	1		5					1	1	1700-0094	1	4		U5	TDA-I	170		
	+	ļ		6					ì	1	1700-0081	\top			U7	MC 13)IP		†
<u> </u>	T	†		7					2	2	1700-0093	1	1		U4,8	TDA200	2A		\top
	\dagger			В					1	1	1700-0080	>	I.C.		U6	CASO	86		+
	\dagger		\vdash	9								\dagger				†		 	T
. :	十	 -	$\vdash \vdash \vdash$	10	-				-			+						<u> </u>	+
	+	1	\vdash	11				_	4	4	1300-0028	3 -	TRANS	ISTO	2 91,5,6,10	2N390			+
	╁	 	┼─┤	12					1	1	1400-0003	+	- 4		Q3	2N29	05		+
	+	 	\vdash	13				_	1	,	1300-0048	3			Q8	21491	<u> </u>		+
	+	 	\vdash	14	-				1	-	1300-0049	,			Q9	BU4C			╁╴
	+	-	+-+	15	-				H	<u> </u>	1300-0040	-			Q7	2N510			+
	╁	-	\vdash	10			-		2	2	1500-0008	+			Q2,4	J113		-	+
	+			<u> </u>	-			_	-	-		+				2 N 39	~/-	 	+
	+-		1	17					1	<u> </u>	1400-0019		TRANS		R Q II		06	01 5 1001	╀
		<u> </u>		18	_		\longrightarrow		16		REF. DRAWINGS		CAPAC		24,29,54-5 60.62.64-66.687	d'72-74		DATE DWN CKD	1.00
BLY TIME	T	COMPO		\vdash	┿-	-				 -	REF. DRAWING	5	RE	PRO	DESCRIPT DTOTYPE	ION		6-9-82 , 721.	APF
	<u> </u>	EAD SP	ACING										E	ZE	VISED			7-20-00 OM.	
				L	-		\vdash		↓	ļ					VISED			3.9.81 SR 6.19.81 7777 JL	↓
				<u> </u>	-		L		<u> </u>	.				PIL	OT RELEASE PER	ERN OI	<u>57 </u>	6-19-81 777775 JL	ـــ
	Ì			<u> </u>						Ļ			E	1KE	VISED PER ECO	7 /90	2_	9-1581 126 RG	ļ
			!	<u> </u>	_	<u></u>				↓				PEV	ISED PER ECO #	2000		10-68 NMG CW	ـــ
			!											26	vi6ed PER Eco#	2111		10-6-81 NMG JM	<u> </u>
	1		ì					\perp		DRAWN	Sim Swar	DA	TE 9- \$ 2	LIST	OF MATERI	Δ1			
			1	-	-			+-		CHECKE			-82	-101	OI MAILKI	^•	ŀ	Diomatio	\Box
			l	_				\pm		ENGINE		_	.83	C	RT DRIVER		•		• •
			ĺ			000	- 065			MANUE		 -				<u> </u>			TRE
			1	-2			5-000 5-000		1 -	TALLO	Y ASSURANCE :	7	忽			- 14	В	0285-0050) ">
	1		į.	DA			MBER	4	QTY	<u> </u>	an xout	16	/X3						
			- 1	NO.			EXT ASSE			-					MODEL 450	- Τ _α	ODE	SHEET	0= 0

COMMENTS	T	TOTAL	UNIT
COMMENTS	+	TOTAL	COST
	†		
	↓_	ļ	
	╁	-	
	1		
	1	<u> </u>	
	-		
	+-	-	
	İ		
	+		
	1		
	+-	 	
	↓		
	1	l	
ASSEMBLY TIME	1	COMBON	ENT
ASSEMBLY TIME	L	COMPONEAD SPA	ACING
	П		
	Ì		

TEM	- 25.	QUAI	TITY P	R ASS	EMBLY	T	PART NUMBER		PART NA	AME	REF. DESIGNATION	VENDOR	R NO.	DESCRIPTION	TYP
19	-60	-50	-40	-30	<u>-20</u>	-10 5	1200-0031	DIO	DE		CR6,7,8,10,11	IN49.	37		m
20	\neg				1	1	1200-0001	DIC	JDE		CR4	IN40	02		1
21	$\neg \uparrow$				3	3	1100-0004	DI	DDE		CR5,2,3	IN75	3 A		
22					ı	1	1200-0033	+	JDE		CR9	35F	4	• •	
23												†			
24	1						,								
25					1		1000-0002	DIC	DE		CR12	IN415	52		
26					١	ı	2100-0005	IND	UCTO	R	L2			1 mh	
27					ł	ı	0113-0011		1	AR.	L3			VERT LIN.	
28					i	1	0285-0227		, \	VAR.	L4			HEIGHT	
29					١	1	0285-0224	IND	UCT	OR	LI			20mh	
30					١	1	3000-3303	RE	SISTO	R	RDI			330K, 4W, 5%	
31					ı	ı	3000-2706	RE:	SISTO	R	R64			271. 4w,5%	
32					1	1	9000-0073	TRAI	15FOR	MER	T4			FLYBACK	
33					1	1	0113-0014		1		T2			POT CORE	
34					1	1	0285-0225		ı		Т3			POT CORE	
35	_				1	1	0285-0226	TRAI	15FO	RMER	TI			POT CORE	
36					1_	1	3000-4301 REF. DRAWINGS		SIST	OR	R88			4.3 K, 1/4W, 5%	
							ner. Drawings		REV T J L M M	REVISE REVISE PROD	DESCRIPT SED PER ECO SED PER ECO SED PER ECO SED PER ECO SED PER ECO SED PER ECO SED PER ECO SED PER ECO	- 201 - 2019 - 2458 - 75 - 262		DATE DWN CKD 2001 UN 86 2001 UN 86 3-20 U 94 5170 1775 U 6005	API
	I			T		DRAWN		DATE	1		OF MATERI		-		
	#			+		CHECKE	1		֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֡֓֓֡֓֓֡֓		RT DRIVER		t	piomation	1
	I			\pm			ACTURING Y ASSURANCE		-			<u> </u>	В	0285-0050	RE
DASI NO.			MBER EXT ASS		QΤY	 			 		MODEL 450		ODE	SHEET 2	_

COMMENTS		OTAL	UNIT	ITEM	QU/ 601 -50	T 40 T	ASSEMBL	-10	4	PART NUMBER	T	PART NAM	ME	REF DESIGNATION	VENDOR NO	DESCRI	PTION	TYP
				37	-		1	I	30	00-2707	RE	SISTO	OR	R78		2.7.1.1/	4W, 5%	6
				38			1	1		-3307		1		R62		3.3n	1	1.
				39			١	1		-9107				R38		9.12		1
				40			1	1		-1006		-		R32		101		\top
	\top			41	T		١	1		-4706				R63	-	47n		1
				42			2	2		-8201				R42,43.		8.2 K		\top
				43			i	I		-1500				R17		150л		1
				44														\top
				45				1		-2200				R79	-	220A		1.
				46			ı	1		-4700	1			R74		470s		
				47			3	3		-1001				R28,89,90		IK		
				48			1	Ī		-1501				R73		1.5K		T
				49			2	2		-1801				R36,37		I.BK		1
				50			2	2		-2001				R68,87		ZK		T
				51				T		-2201				R60		2.2K		T
				52			1	1		-2701				R67		2.7K		
				53			1	1		-3301		1		R71,		3.3K		1
				54			4	4	30	00-470 I REF. DRAWINGS	RE		OR	R54, R56, 57, 92.		4.7K,1/	4W, 5%	
MBLY TIME	COL	MPONE D SPAC	NT SING					DRAWN CHECK ENGINE	ED ER		DATE	\$ 7 7 7	REVID REVID REVID	DESCRIPTION PER ECO NO ED PER ECO Nº PER ECO Nº PER ECO 3813 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817 PER ECO 3817	3659 3586 85	3.882 D 4 125 M 5 Leg (5) M 6/4/83 D 6/4/83 D	otio	3/8/ 4/14/8 725/ 6-17-
				DASH NO.		MBER EXT ASSEM	QTY	L		URANCE				MODEL 4500	B	0285-	-0050 SHEET 3	_

COMMENTS	T	TOTAL	UNIT	ITEM	_60	QUA	NT!TY P	ER ASS	EMBLY	1 -10	Γ.	PART NUMBER		PART NA	AME	REF. DESIGNATION	VENDOR NO.	DESCRIPT	ION	TYPE
		999.		55	- 50			-50	2	2	30	00-5601	RE	515	TOP.	R41,30		5.6K,1/4	W, 5%	
				56					ī	1	30	00-6801				R58		6.8K		
	1			57					1	1	30	00- 3602	RES	15TC	R	R72		36K 1/4W	5%	
	\Box			58					11	11	30	00 -1002		1	_	R15,20,27,29,48	49,50, 51,52	53,55	4	
				59					ı	1	310	00 -124 2-	10			R69		12.4 K 1%		
	П			60					1	1	30	00 -1502				R34		15K		
	\prod			61					2	2		-2002				RH,25		20K		
				62					1	1		-2402				R23		24K	i	
				63					1	1		-3902				R39		39K		
•				64					1	1		-4702				R40		47 K		
				65					2	2		-8202				R33,45		82K		
				66					4	4		-1003				R16,19,22,35		100K		
				67					١	1		-1503				R70		150K		
				68					2	2		-2003				R21,47		200K		
				69					1	1		-5103				R59		510K		
				70					2	2		-1004				R81,82		IM		
				71					2	2		-1802		İ		R77, 86		18K	1	
				72					1	1	30	00-1005	RE		TOR	RIB		10M, 1/4	W, 5%	
ASSEMBLY TIME	LE	OMPON AD SPA	ACING									REF. DRAWINGS		REV X	REVI	DESCRIPTION D PER ECO # 40L SED PER FLD 412	N .5 2	DATE DWI 1/26/85 M u 1/2.685 K.C	PCM DYM CKD	APPD
·																				
					I			I		DRAWN			DATE	L	IST	OF MATERIA	L		tion	
					‡			\pm		ENGINI	ER	RING		1	CI	ZT DRIVER				₽FV
				DAS		NI '	MBER	\Rightarrow	QTY	QUALIT	Y ASS	SURANCE					В	0285-0	0050	X
L	L			NO.			EXT AS	SEMBL'		\Box						MODEL 4500	CODE	S	HEET ∔	of 9

.

. .

			,
			:

COMMENTS :	TOTAL	UNIT	ITEM		OUANTITY 50 J -40	PER A	SSEMBLY		PART NUMBER	PAR	T NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
COMMENTS .	COST	COST		-60	50 _40	-30		-10 2	3050-1007			R44, 80	12.12011 1101	I_L, 1/2W,5%	
	1	 	73	+		+	2	1			JIUK	R84	 	+	
	+		74	-		-	1	<u> </u>	3050-6806			+	 	68_n 1/2W, 5%	
			75	4			1	-	3050-1000	ļ		R75		1001 1/2W,5%	
			76				2	2	3050-3900			R66,76		390s,1/2w,5%	
			77				1	1	3070-3900			R65		3901,1 W/5%	
			78				1	ı	3200-0003			R83		0.51, 3W.5%	
			79				1	1	3000-2203		ļ	R61		220K,1/4W, 5%	
·.			80				1	1	3000-1104	REST	STOR	R46		1.1M ,1/4W,5%	
•			81				2	2	3300-0089	TRIM	POT	R9,12		1000	
			82												
			83				1	1	3300-0054-10	TRIM	POT	RII		5K	
			84				2	2	-0095		1	R1,2		20K	
			85				2	2	-0084			R5, 10		50K	
			86				5	5	-0085		,	R3,4,6,7,8		100K	
	11-		87				1	T	3300-0088	TRIM	POT	R13		IM	
			88				-	24	4000-0005	CAPA	CITOR	24,29,54-74,78		.01 mf, 100V	
			89				4	4	4000-0043	CAPA	CITOR	C25,34,35,36		.012f, 500V	
	11		90	_		1	1	1	4010 -0102		CITOR	C7		.001 , ful00V	
ASSEMBLY TIME	COMPON LEAD SP	IENT ACING							REF. DRAWINGS		REV	DESCRIPTI	ON	DATE DWN CKD	APPD
						<u></u>		DRAWI	ED ED	DATE		OF MATERIA		oiomation	1
			DASH		NUMBER		OTY	MANUI	ACTURING TY ASSURANCE				В	0285-0050	
			NO.			ASSEM						MODEL 450	CODE	SHEET 5	of S

COMMENTS	$\neg \neg$	TOTAL	UNIT	ITEM	L_60	QUAI	VTITY P	ER ASS	EMBLY	-10	PART NUMBER	P.	ART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
	\top	5031	5031	91	-60	-30	_40	-30	11		4000-0009	CAP	ACITOR	C 3,8,13,14,17,18,21	27,43,49,77	.luf, 100V	1-
				92				1	ı	ı	4300-0036		1	C33		2.2 uf, 20V	1
				93				_	2	2	4000-0042			C19,42		.15 uf, 100V	1
				94					5	5	4000-0007	 	<u> </u>	C9,40,50,6,12		luf, 50V	1-
				95					1	١	4200 - 003730		1	C46		.01uf, 400V	†
				96					1	1	4200-0045-10			C45		.015mf, 400V	
				97					2	2	4200-0040			C37,38		.047 uf, 100V	
				98					l	1	4300-0043			C32		.0033uf, 80	/
				99					3	3	4300-0038			C4,31,39		.0047uf, 80V	1
				100					1	1	4200-0010			C51		.474, 100V	
				101													
				102					4	4	4400-0037			C15,16,22,43		470uf, 25V	
				103					_	ı	4400-0036			C23		1000mf, 16V	
				104					3	3	4300-0005			C20,44,76		10uf, 20V	T
				105					2	2	4200-0014			C2,C1		.0022uf,100	V
				106					1		4400-0038		1	C28		10mf, 100V	
				107					-	1	4200-0030		1	C47		3uf, 50V, 2%	
				108					2	2	4100-0024	CAP				68 pf, 500V	
ASSEMBLY TIME		COMPONEAD SP									REF. DRAWINGS		REV	DESCRIPTI	ON	DATÉ DWN CKD	APPD
	ļ		-	-							 	\dashv				-+-+-	-
					1			Ŧ		DRAWN		DATE	LIST	OF MATERIA	AL I	• •	
Kao:	1				#			\Rightarrow		CHECK					[oiomatio	n
					\pm			\pm		1	ACTURING		ر	RT DRIVER	•		
					\pm			\pm		L	Y ASSURANCE				В	0285-0050	REV
			1	DAS			MBER EXT AS	SEMBLY	QTY	 				MODEL 450	CODE	SHEET 6	


COMMENTS		TOTAL	UNIT COST
	+	CUSI	C051
	4		
	- 1		
	+		
	+-		
	+		
	—		
	i		
	\top		
	-		
	1		
	+-	\vdash	
	+		
	\top		
	Д_		
SSEMBLY TIME		COMPON	ENT
		EAD SPA	CING


TEM _60	QUANTITY PER A	SSEMBLY	-10	PART NUMBER	T	PART NA	AME	REF. DESIGNATION	VEND	OR NO.		DESCRIP	TION	TYPE	
09		1	1	4100-0011	CAI	ACI	TOR	C 30			150	Pf, 5	500V	\top	
110		1	1	4100-0014				C26			120	Ppf,	700V		
111		ı	1	4100-0002	:			C41					5001		
112		1	1	4100-0015		1		C79					,500		
113		1	1	4100-0019	CAF	ACIT	OR	c53			50	of, 5	00v		
114									ļ	•					
115		1	1	6100-0190-10	50	CKET	CRT	P2			7 1	ZIN .			
116					·				1.	-				: :	
117		1	1	6100-0118	50	CKET	DIP	U7			8 F	NIS		1.	
118															
19		2	2	7000-0041	HE	ATSI	٧K	Q3,7			ТО-	5			
20		3	3	7000-0365	HE	LT SI	NK	U8,4,Q9	1		TO-	220		1	
21		1	1	7000-0366	HE	LT SI	NK	U5			1		-		
22		1	ı	6000-0298	COL	JNE	CTOR				3 P	'IN			
23		١	1	6000-0329	SH	ORT.	PLUG	E1,2,3							
24		3	3	7200-0017	INS	ULAT	OR								
25		3	3	7000-0221	INS	. WAS	HER							\top	
26		2	2	7000-0120	EJ	ECT	OR		1		<u> </u>			 - 	
$\exists \exists \exists$		+=		REF. DRAWINGS		REV		DESCRIP	TION		DA	TE DW	N CKD	APPD	
$\exists \exists$											_	\dashv		-	
		1												#	
		#													
			DRAWN		DATE	-								Т	
			CHECKE	D		 	IST (OF MATERI	AL	ŀ		mc	atio	' D	
_			ENGINE	ER		1	C	RT DRIVE	R	•			11 ! V	'8 9	
				ACTURING		1					REV				
DASH	NUMBER	OTY	QUALIT	Y ASSURANCE						В	02	35-0	2050	2 <u>※</u>	


	COMMENTS	\perp	TOTAL COST	UNIT COST
		Т		
	· · · · · · · · · · · · · · · · · · ·			
		+	†	
		+		
, .		+		
		+		
		+	<u> </u>	
		+-	-	
		+	-	
		+	-	
		+		
		+	-	
		-	-	
		\perp		
		4		
		\perp		
		1	l	
	ASSEMBLY TIME	L	COMPONEAD SPA	ENT ACING


DAS	\pm		MBER		OTY		ACTURING Y ASSURANCE		7	_,	RT DRIVER		В	02	85	-00	50	RFV	
						CHECK	ED		- '		OF MATERIAL		۱ t	biomation					
	Ļ					DRAWN		DATE	 				. 1			W			
									+	<u> </u>				_					
_							REF. DRAWIN	6 8	REV		DE	SCRIPTION		10	ATE	DWN	CKD	APP	
144	_				-	1	0265-0 374- 0		ROM	IC	U22 '			L,					
143					-	1	0285-0374-0	ים ונ	ROM	IC.	U21							Γ	
142				 	·									 	_			 	
41					ı		3700.007	<u>-</u>	2- PA		RPIQ	-1.0					SIP (+	
1 <u>39</u> 140					3	3	3700-006	<u>·</u>	2- PA		RP,13,1			1			1P (8) SIP(5		
38					3	3	3700-004		R - PA		RPII ,12, 14						P (8)	\vdash	
37					2	2	1800-025		IEADE	R	P1 U38,39			+		NIC E T E		-	
136					8	8	6100-0151		OCKE		U21.23,25 29,31,33,3	5		1		PIN		+	
35				-	8	8	6100-0122	-	SOCK		30.32.34.3	36		1		PIN		-	
34					١		9000-0054	+-	WIRE		U22,24,20	0.28		 		ED		-	
33	_			ļ	1	- 1	1800 -0109	١	I.C.		۱۹			7	4 L:	808		_	
132							<u> </u>	1										_	
131					l	1	-0105	5			042			7	4 د	۵٥			
30					2	2	-0193				U40,4	-1		7	4 ر	13	8		
129	+				2	2	1800-0240	2			013,37			7.	4 L s	24	4		
128							1000 0540	-	Ť		31,33,35			<u></u>		. (41.		†	
127	-60	-50	-40	-30	-20 8	-10	1800-0340	, -	IC		U21,23,25,1 31,33,35		VEHDON 110.	EPI		1 (27		+	
ITEM	T	QUA	NTITY	PER ASS	EMBLY		PART NUMBER	i	PART N	ARAE	REF. DESIGNA	TION	VENDOR NO.	T		RIPTIO		TYP	


IIBM -R	AUS	NTIT	/ PI	ER -60	A88	EMI	BLY 1-20	-10	PART NUMBER	PART NA	ME / DESCRIPTION		REFERENCE DESIGNATION	LM
45	\top	T				Π	T-	1	0285-0374-03	PROM	IC	U23)	
146	\top	1					-	1	-04			U24		
147	Т	Т				Π	-	1	.05			∐25		
148	T	Т	П		Г		-	-	-06			U24)	
149	T	T					-	1	.07			U 27		
150	\perp						-	1	- 08			LJ 2.8		
151	\perp	\perp					-	1	- 09			U29)	
152	\perp						_	1	-10			U30)	
153							-		-11			U31		
154							-	_	-12			U32		
155	\perp						Ŀ	1	-13			⊔ 33		
156	\perp	1_			L	L	Ŀ		-14			⊔34		
157	\perp		L	L		L	Ŀ		v · 15		¥	⊔35		
.58 .59			_	L	L	L	Ŀ	Ш	0285-0374-16	PROM	IC	U36		
	4	4_	_	<u> </u>	<u> </u>	<u> </u>	_	3	7011-1440-12		4-40 x .375			
160	_	1		L		L	5	5	7071-1440-00	NUT LOC	K WASHER ASSY			
Ц.	4	4_	<u> </u>	L	<u> </u>	L	<u> </u>	Ш						
$\vdash \vdash$	\perp	4_	_	_	<u> </u>	_	_	Ш	L					
Ц.	4_	┦	└	_	_	<u> </u>	<u> </u>					 		
$\vdash \vdash$	4	4-	_	L	<u> </u>	_	├	Щ					· · · · · · · · · · · · · · · · · · ·	
├-	+		_	_		<u> </u>	├-	\vdash						-+
├-	+	+-	-	├	<u> </u>	_	├-	\vdash	 	-}		ļ		
├-┼-	+	+-	-	<u> </u>	-	 -	├-	-		- 		}		
$\vdash \vdash$	4-	┿	├	<u> </u>	-	├-	├-	\vdash		- 		 		
$\vdash \vdash$	+	4-	-	<u> </u>	<u> </u>	<u> </u>		\vdash				 		- -
├-	4	4-	!	<u> </u>	_	<u> </u>	↓_	\vdash						
┝┿	+	+	-	-	-	-	├-	\vdash	ļ			 		
├-├-	+-	+-	-	_		├-	├	\vdash	 	+		 		
┝╌┼╌	+-	+-	-	├	-	├	├-	$\vdash \vdash \vdash$				 		-+
Щ_	<u> </u>		يـــا	<u> </u>	<u> </u>	<u>_</u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>		
NOTE	8										LIST OF M	IATERIAL	GGULD 🕏 biomotion	
,											CRT DRIV	VER	B 0285.0050	NEV ×
l											1		MODEL 4500 SHEET 9	OF 9

















	F
	[A
	Ĺ
	F

					100													
	.: :		* . *		<i>:</i> :		20											*
COMMENTS	Ť	TOTAL	UNIT	1	ITEM	201			R ASSEMBL		PART NUMBER		PART NA	ME	REF. DESIGNATION	VENDOR NO	DESCRIPTION	• т
	1		. 0031	1	7	-60	-30 -		250 220	1	0289-0262	PC	B, FA	8		4,1		Į
	1			1	2	7				REF	0285-0261	50	HEMA	ATIC				T
	1			1	3					2	/850-0037	I	<u></u>		6A,5A		10101	T
	†			1	4	1		\neg		19	1850-0023		4		2C, 20, 3C, 30,4C, 80,9C,90,10C,100,11C	40, 5C, 50,	9C, 10010	T
	\dagger			1 .	5	_	_	- 1		5	1850-0055	1			14,24,84,94,19E		10016	1
	+			1	6	_	_	7		2	1850-0008				34, 168		10102	T
	†-			1	7	\dashv		\dashv	1	2	1850-0049				17C,18A		10103	1
	†			1	8					3	1850-0057				11A, 15B, 15C		10104	1
·				1	9		7			Z	1850-0003	1 -			4A,21B		10105	1
	十			ļ	10	_				1	1850-0029	1	1		19F		10111	7
· · ·	1			1	11		\dashv			6	1850-0059		1 "		1E, 2F, 3F, 4F, 5F, 18C		10115	7
	1			1	12			7		9	1850-0021	1			1F, 13C, 14E, 150 15E, 16E, 17E, 14B	124	10124	
	T			1	13			Ì		3	1850-0074				138,10F,11F		10125	
	+			1	14	_				1	1850-0083	1			20A		10136	٦
	T			1	15	1				6	1850-0061	1	1		198, 190, 208, 200, 200, 210		75101	7
				1	16					2	1850-0053				18,10A		10141	٦
				1	17					4	1850-0054				180,185,210,215		10153	٦
	İ			1	18	I				1	1850-0042	_1	.c.		20E		10164	
Y TIME	T	COMPON	IENT	ī	\Box	\Box					REF. DRAWING	S	REV	I .	DESCRIPT	ON SELL 2	39 3/21/3) CHD	
	L	EAD SPA	ACING	ĺ		_				1			Â	PRO	LOT REL PER EC	2494	39 5/2/3 (10 9/1/82 BA 1 1/3/87 by 9/1/2/4 9/1/82 1/2/4	
				!						J			1 6	REV'	D PER ECO *	2683	7/3/57 5 95/30/	d
				1				-+			ļ	· -	1 12	Tres.	D PER ECO	2135	9/1/82 (1949)	
				1	1-1						 		<u> </u>	KEY	ISED PER EC	0 # 2/22	11-29-87 RER 1/5/2	3
					\vdash		+	-+		$+\dot{-}$	 	· —	F	KEV	SED PER E CO	# 25/0Z	3-10-88 Del Del	4
				1				<u></u> 1		DRAWA		DATE	+				pro as pued Deal	1
					—	+				-	541004	DATE 2-/2-8	_ •	.IST	OF MATERIA	AL	L::_	
						+				CHECK	ED J. Wilson	7/4/8	2				biomatio	Т
	1									ENGINE	ER		1	PC.	B. ASSEMBLY,	1		-
						Ŧ				MANUF	ACTURING		1	SW	EEP & RECOR			_
	1						85-0			QUALIT	Y ASSURANCE		1			В	0285-026	S
				1	DAS		NUMB		QTY	+-			+		MODEL 4CO		<u> </u>	_
				1	NO	.	NEX	CT ASS	EMBLY	1	•.		1		MODEL 450		Jante! /	

COMMENTS	Т	TOTAL COST	UNIT
		0007	000.
	\dashv	_	
	+		
	+		
	1		
	+		
	+		
	\bot		
	\bot		
	1		
	+		
	+		
ASSEMBLY TIME	T	COMPON	ENT
	<u> </u>	EAD SPA	CING
	1		

ITEM			NTITY				PART NUMBER	1	PART NA	AME	REF. DESIGNATION	VENDOR NO.		DESCRIPTIO	N	TYP
19	-60	-50	-40	-30	-20	-10 4	1850-0090	Z	.c.		GF, 7F, 8F, 9F		+		74	<u> </u>
20	-		_			4	1850-0073	† -	1		IC, 10,12C, 12D		1		86	<u> </u>
21						/3	1850-0019				68,6C,6D,6E,7A, 13A,14A,15A,16A,178			102	31	-
22						16	1850-0088				28, 28,38,38,48 88, 98, 98, 108,	4E, 58, 5E, 88		104	22	
23						1	1700-0078				17A			55:	5	
24						4	1800-0240				12E, 18F, 13E, 13F			744	.5244	
25						2	1800-0231				14F, 15F			744	5273	
26						3	1800-0193				130, 14C, 14D			740	5/38	
27						1	1800-0106			•	190			744	508	
28																
29						2	1900-0013				16F, 17F			NE	5018	
30						1	1850-0022		•		7.5 A			1010	77	
31						5	1850-0075	I	. c.		7B,7C,7D,7E,20F		1023	I (MOTOR	OLA ONO)	
32						,	3000 - 1300	RE	SISTOR	2	R77		130.0	L, 1/4W,	5%	
33						1	1500-0038	TRI	945/5	TOR	Ģ ₹			BFR	9/	
34						7	1000-0008	OK	00E		CR1,2,5,11,15,16,17			1114	152	
35						2	1/00-0027	01	<i>00€</i>		CR 13,14			/N4	1744	
36						8	1000-0003	D	ODE		CR3,4,6-19,12		40	5082-2	118	
							REF. DRAWINGS	3	REV		DESCRIPTION		D/	TE DWN	CKD	APP
		+	├	\vdash	 	-			 # -	PKEN.	PER ECO 3799	и	3	2 2 WW	1000	2.19
									K	REV	PER ECO 4181		12)	16 J.G.	IVW.	S
	<u> </u>	}	ļ	<u> </u>	<u> </u>				1							
		+-			 				↓							
_		 	<u> </u>	<u> </u>	 				+-		· · · · · · · · · · · · · · · · · · ·					
	I			I		DRAWN	<u> </u>	DATE	 	IST	OF MATERIA				<u>_</u>	_
	+	<u> </u>		-+		CHECKE	D	-;	1 .		OI MAILKIA	`` 	nici	mat	noi	`
	\pm					ENGINE	ER		1	PC.	B. ASSEMBLY-	,				•
	- [CTUDING -		4			- 1				

SWEEP & RECORD

B 0287-0260 K

MODEL 4500 CODE SHEET 2 OF 5


MANUFACTURING


		-									<u> </u>				
COMMENTS	TOTAL COST	UNIT		QUANTITY PER 60 -50 -40 -	ASSEMBLY 30 -20	-10	PART NUMBER	'	ART NAME	REF. DESIGNATION	VENDOR NO.	DESC	RIPTION		TYPE
			37			2	2100-0014	INC	UCTOR	L1, L2		./44			
			38			1.	2100-0046	INE	UCTOR	L3		.39 MH			
•			39		2	6	3000-3300	RES	ISTOR	R8,28,40,48, R52,82.		330.R	,4w,	5%	
			40		•	6	3000-1001		A	RI,5,7,29,54,83		IK			
			41			1	3000-3301			R9		3.3K		П	
			42			1	3000-2701			RIO		2.7K	†		
			43			1	3000-1501			Ril		1.5K			
			44			1	3000-6800			R74		680A /4W	92		
			45			/	3000-5101			RI2		5.1K			
			46			9	3000-750G	·		\$31,38,39, 58,51,41,42,70,117		75£			
			47			28	3000-8206		R4.	15,23,27,30,32,34,35,4 84,94,95,97,98,99,0	1170 44,46,495 00103T0106;11	822	1		
			48			10	3000-1000			W. 81, 96, 101		1002			
			49			4	3000-1002			R26,51,85,93		IOK			Ì
			50			1	3000-6806		7	R.75		68-A	V .	1	
			51			2	3000-6203	<i>R€</i> S.	STOR	R13,14		620K,	14w,	5%	
			se			2	3300-0031	RESI	STOR, VAR.	R67,68			101	*	
			53			8	3300-0001	RESI:	TOR, VAR.	R47, RIO9-115			IK		
			54			2	3000- 8201	RES/S	TOR	R64,66		8.2K	/4w 5	%	
ASSEMBLY TIME	COMPO		F			-	REF. DRAWINGS		REV	DESCRIPTIO	ON	DATE	DWN	CKD	APPD
	LEAD SP	ACING	F						-				=	\dashv	
		1			\bot										
				+-+-+	-									-+	
		-			 	DRAWN		DATE	LIST	OF MATERIA	AL I	_ • _	. 1.	•	
						CHECK					(IOTI	Юſ	1
			-	 	+	1	ACTURING			B ASSEMBLY,	ļ				
							Y ASSURANCE		54	EEP & RECORD	В	0285	02	60	REV
			DASH	NUMBER	QTY	Į VOALII	ASSURANCE					0607			
1			NO.	NEXT ASSE	MBLY	1				MODEL 4500	CODE		SHEE	730	× 5


COMMENTS	Т	TOTAL	UNIT	ITEM	-60	QUANT	ITY PER	ASSEMBL 30 -20	Y 1 –10	PART NUMBER	Ι	PART NAM	ΙĒ	REF. DESIGNATION	VENDOR NO.	DESC	CRIPTION		TYPE
•				55					Ī										
		1		56					32	3700-0025	RESI	STOR	PAK	RP1-6,11-16,20,21,27-29 31-43,45,46		82 R	ع .	PIN	
M. M. A. A. M. M. M. M. M. M. M. M. M. M. M. M. M.				57					7	3700~0086	_			RP7-10, 22-24		82-2	10	PIN	
	\top			58	\neg		\top		91	4000-0033	CAP	PACITO	R	C1-18 C21-31:34-60 62-73,75-77,81,83,80	42-45,48-59	.014F,	,50V,	20%	
	Ī			97											1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
				60							1								
	1			61					4	4010-0102-10	,			C89,94,96, 119		1000 PI	F,2001	1 <i>5</i> %	
				62					24	4000-0025				041.74.82.84. 90.142-160		.14F,5	50V, 2	2 %	
				63					2	4010-0470				C88: C93		47PF,	1000	5%	
				64					9	4010 - 0104	1			00,140,141,161		OIUF,	,/00V,	<i>%</i>	
				65					4	4300-0013	CAP	ACITO		C78-80, 118		IONF,	100,10	^১ %	
		1		66					2	4010-0103	(240		C87,92		.OL 4	50V 1	0%	
				67		T			1.	4600-0011	CAP	VAR	·	C/02		3.5 - 20	PF		
				68					1	5100-0004	CRI	STAL	-	YI			100	u HZ	
	_			69					2	7000-0120	EJEC	TOR,C	ARD				***		
				70					8	4010-5606	CAL	>		C/9, 20, 30, 33, 44, 47, 60,		5.6 PH	F, 1001	.5%	
				71					21.	3000 - 5106	RES	S .		R2, 6, 19, 21, 22, 25, 36, ,79,87-92,102.	37, 55, 60, 74,72	5IΩ 1/4	W,5%	,	
				72					3	3700 - 0038	1	PACK		RP17, 18,19		5000	3w 2	%	
ASSEMBLY TIME	Π.	COMPO			\Box	\dashv	\dashv	+	-	REF. DRAWINGS	3	REV		DESCRIPTION	ON	DATE	DWN	CKD	APPD
	-	EAD SP	ACING					-										=	
																		\dashv	
	1					\Rightarrow			†								1	_	
	ŀ		Ì	-	ᅱ			1	DRAWN		DATE	 	CT.	OF 14 ATER!					
					1			 	CHECK	ED		LI	3I (OF MATERIA	`` 		ati	OF	1
	ŀ				#			!	ENGINE			1		B. ASSEMBLY,			. 	•	•
			ļ	<u> </u>	\pm			†		ACTURING Y ASSURANCE			SW	EEP & RECO	80 B	0285-	-0264		REV
				DAS		NUME		QTY	QUALII	1 ASSURANCE		<u> </u>		MODEL 4500		<u> </u>			F 5
				NO		NEX	CT ASSEN	IBLY	<u> </u>			L		MULL 4500	1006		JALEE		


				74 75					2
				76					. 2
		L		77					
				78					L
				79		 			A
				80					Ľ
				81					2
				85					
				83					1
				84					[:
				85		-			A
				86					
				87					
									L
······································	-	-			-				H
ASSEMBLY TIME		COMPON EAD SP	IENT ACING						
									E
			1						DR.
					\pm	 			СН
				-	+	 	+		EN
	ĺ				I			_	MA
					\pm	 	_		Qυ
			İ	DASI	H _	MBER	SEMBLY	QTY	├


TEM	QU.	ANTITY F	ER ASS	EMBLY		PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYP
73	60 -50	-40	-30	-20	-10 12	4010-0101	CAP	C103 - 114		100 pf 500V	†
74	+				2	3700 - 0067	R. PACK	RP 25,26		100 Ω , 5 RES	1
75	+-				-			7.2. 0.7.2.		1,	1
76	+		<u> </u>	-	2	3000 - 6206	RES	R53, 69		62 12 1/4W 5%	T
77											T
78	1				1	3700-0016	R PACK	RP30		IL BAN	T
79					A/R	9000-0116	BIFILAR			50 OHM	T
80		1			1	0285-0332	CABLE ASSY	,			T
81					25	0285-0311	TEST POINT	TP14,18,24,28,34,38 44,48,TP5-21			
82					2	2100 -0007	INDUCTOR	L4,5		104H	
83					10	2100-0036-20	INDUCTOR	LO THRU LIS		20µH	
84					2	7200-0025	MOUSE TAIL				
85		_			A/R	7100-0099	WIRE				
86					1	1850-0132	I.C.	18 f		10H102	Τ
87					1	3000-4701	RES.	R20		4.7K 1/4W 5%	-
											+
_	\pm					REF. DRAWINGS	REV	DESCRIPTION		DATE DWN CKD	APF
-	-	-			-						-
	1										· :
											Ė
					CHECKE	D		OF MATERIAL B. ASSEMBLY	ŀ	oiomatio	n
	 		\pm		ENGINE	ACTURING		EP & RECORD	į		
			\equiv			Y ASSURANCE		- 6 10000	В	0285-0260	RE
DASH NO.		JMBER NEXT AS		QTY	 			MODEL 4500	CODE	SHEET 5	



































C В 000000000 ° LII C270 C271 LI2 CE340 CE71 **U73** 0

7

		<u> </u>
		•
		,

COMMENTS		TOTAL	UNIT	1	ITEM	- 20 1	QUA	NTITY P	ER ASS	EMBLY		PART NUMBER	•	PART NA	ME	REF. DESIGNATION	VENDOR	NO.	DESC	RIPTION	TYPE
		COSI	COST	1		-60	-50	-40	-30	<u>-20</u>	-10 1	0285-026	1	BOA					1		+
		<u> </u>	-		H					<u> </u>	<u> </u>	<u> </u>					ŀ		 		
		<u> </u>	1		2				<u> </u>	REF	REF	0285-0266	SCH	IEMA	TIC					• •	
		1			3	·				1	1	1100-0020		DE.		CR7	IN942	Α			
					4			•		2	2	1100-0006	DI	ODE	•	(R43,47	758A				
					5					9	9	1000-000	3 DI	DDE		CRI, 2, 3, 4 17, 32,44,4546	5082-7	2811		-	
	I			}	6																
		· ·																		•	
																				49,40	
					7					- 1	١	1000-0024	1			CR9 .	D4858		DIODE	BRIDGE	E ALPH
					8					3	3	1100 - 000	3 .			CR6,8,10	IN751			•	
. :	L	L	<u>L</u>		9	-				2	2	1100 - 0005	. :		·	CR19, 34	IN755	Α	-		1
					10	·				2	2	1100-0015				CR5, 33	IN825	>		-	
	L				.11					١	١	1100-0016	DIO	DDE		CR37.	IN754			•	
200 L					12					3	3	1200-0001		TIFII	ER	CP35,36,48	10400	2			
·	L				.13							* ,									
·					14	·				8	8	1300-000	TR	ANSIS	STOR	95,6,18,32 33,40,41,60	2N22	2 2			
					15					2	2	1300-0006	TR	YNS15	>CT	161,36	SNSSI	9Α			
					16					٠.	. 1	1300 - 000		NSIS		Q39	2N517	9			
SEMBLY TIME		COMPON		Ì	<u> </u>							- REF. DRAWIN	GS	REV	PRO	DESCRIPTION DE RELL PER ERN	9N		2/9/97		
	L	EAD SPA	ACING							-	t===			. B	REVI:	sel her eco "	16-00		1772 327	12 7	11 2
				ì						<u> </u>	 			D D		SED PER ECO *			9/19/82		2
				Ì	<u> </u>						-		<u> </u>		REVI-	SEL FER EXO # .	2154		9/27/14	re y	4-37.2
				ļ		-			—-		 			}					$-+\cdot+$		
				İ										1							. [.
						I	****				DRAWN	KIM AMOONI	- DATE	1	IST (OF MATERIA	VI.				
						+					CHECK	ED R. Dean	6/11/82	•	131	OI MAIERIA	25	h		otic	'
*					\vdash	+			+		ENGINE	ER ER	Unite	1	ă C	SELABLY	1	_		JI IC	/L I
									工		MANUE	ACTURING				SEMBLY	1				
				l	-10	T	200				L			4	AUC	L #1 BOARD		,	0305	0240	PEV
						10	1 C B 5	,- ⊃Z6			QUALIT	Y ASSURANCE		1				B	0285-	0340	10
					DAS		NU	ABER	Ι.	QTY										4.0	

COMMENTS	1	COST	COST
	L		
	1		
	-+		
	- 1		
	\dashv		
	l_		
ASSEMBLY TIME		COMPON	ENT
	<u> </u>	EAD SPA	CING
	1		
	1		1

TEM	EO I	QUAI	ATITY PE	R ASS	EMBLY	-10	PART NUMBER	,	PART NA	ME .	REF. DESIGNATION	VENDO	R NO.	DES	CRIPTIO	N	TYPE
17	-00	-30	-40	-30	-20	-10											1
18	\neg				9	9	1300-0058	TRA	NSIS	TOR	Q4,11,13,15,16 44,45,76,77	BFR-	96		<i>.</i> ·		T
9	\neg				2	2	1400 - 0001				031, 34	21129	07A				1
20					2	2	1400-0003				09,35	2N29	05A	: -			
21					١	1	1400-0014				QIZ ···	2115	83	-			
22					15	15	1400-0029				G21-24, 27, 28, 48, 49, 64, 65	2N52	208.				
											68, 69,72,73 38						
		_															
23					5	5	1400 - 0040				92,8,43,59,78	ON58	36				
24					2	2	1400 - 0041				Q17,78	BFT-	96				
25					3	3	1500-0006		•		Q1,14,37	2N59	12				
26					3	3	1500-0019	TRA	NSIS	TOR	Q3,7,10	MFE	521				
27					1	١	9000-0132	TRAI	1515	TOR	Q50-57			MATCH 8 REC		ΕT	
28					1_	١	9000-0133	TRAI	45157	OR	02,63,66,67,70,			MATCH B P E	1ED 1	LET	L
29																	
30																	<u> </u>
31		_					DEC ORGANIZACIO										
=	#	\exists					REF. DRAWINGS		REV		DESCRIPTI	ON		DATE	DWN	CKD	APPD
\exists	_																
\exists	\Rightarrow																
\dashv	+			-+						l				-		-	
	7			T.		DRAWN		DATE	1	IST	OF MATERIA	AI	,	•	·	•	
_	#			\pm		CHECKE			_			·-	t	DIOIT	nat	101	Π.
	\pm					L	CTURING				EMBLY . #1 BOARD						
	\pm			\pm			ASSURANCE					Γ	В	0285	- 03	40	REV
DASI NO.			ABER EXT ASS		QΤΥ						MODEL 4500		CODE		SHE	ET 2	OF 8

	MENTS	<u> </u>	COST	UNIT	ITE	M _6	o⊺ -50	AN11117 _40≅	4 -30	SEMBLY	1 -10	PART NUMBER	1	PART NAME	REF. DESIGNATION	VENDO	R NO.	DESC	RIPTION	TYF
					3	-+	1			7	7	1700-0008	I.C		UII,13,16,38 67,68,70	CA30	49T			T
					3	-	1		\top	1	1	1700 - 0018	1		U25	1458				\top
		\dagger			3	-+-	+		+	15	15	1700-0032-20	1		UI,5,9,10,14,17,33	51317	270	MFG.	PLESSY	+
		+	 		P	+-	+-	+	1	+'-	17	1100 00 32-20	++		66,69,71	50511				+
<u> </u>		\vdash	 		-		+-	+	 	+-	 		++		 					+
		 	\longmapsto		3	-+		+	┿	1 1 4	1	1700-0038	↓ ↓	<u> </u>	U15	LM3				1
<u> </u>		1	 		3	-+-	↓_	1	_	1	1	1700-0063-20	++			REF-		MFG.	PMI.	ļ.,
					. 3	1		<u> </u>		1	1	1700-0089.	\sqcup		U63	LM3	37K	<u> </u>		\perp
					. 3	3				1	1	1700-0090			U 64	LM3	17K			
				Ī	. 3	7				1.	1	1700-0098			U60	OP-C	3	•		
					. 4	2				7	7	1700-0099			U3,4.7,12,20,3132	HA46	05			
		П			4	1	1		1	3	3	1700-0100			V2,6,8	SL23	64C			
		T			4	2	+	1	1	1	111	1700-01.05	1		U6I	HI- 20	0-5			T
		П			4	+-	+	1.		3	3	1700-0106	++		U18,21,23	OPILE			· .·	+
-		-			4	+	+-	+	+-	2	2	1800-0193			U58,59	74LS1				╁
		\vdash	-		4	+	+	+	+-	1	-	1800 -0240	++		U55					+
 		\vdash	-		- }-	+	+-	1	+	+	-	 	++			7415				╀
<u> </u>		\vdash			4.	+	1-	+-	+	7	7	1800-0293	+	<u> </u>	U49,50,51,52 53,54,56	7453				╀
		Ш	<u> </u>		4	<u>+</u> :	<u> </u>		1	1	1	1820-0075	1		U62	8641				1
<u></u>	t grown as an inches	Щ			41	3	 	ļ		3	3	1850 - 0002 REF. DRAWINGS	I.	C.	U29,43,44 DESCRIPTION	1010	2	DATE	DWN CKD	Τ.
ASSEMBLY TIN	IE		COMPON EAD SPA	CING	F	\pm		‡_	1	1		tall browning		I NEV	DESCRIPTA			DATE	Dille CRD	
	•	_			· 🗀	\pm												\perp		
				1	\vdash	+	+	+	╁	 	} -	 		 				-		
					. [丰	#	‡	1											
F _					-	ᅩ			┸┯	<u>. </u>	DRAWN	 	DATE	 		. 1				l
				.							CHECK	ED		4 LIST	OF MATERIA	/L	L	iom	atio	_
1		ľ		-	·			<u>.</u>	-+		ENGIN	L L		1 ,	ASSEMBLY	Ì	C			11
1		-		İ					\equiv		MANUF	ACTURING		-	DC #1 BOARD	L				
1 .				. 1	\vdash		<u> </u>				L .	Y ASSURANCE		-{		- 1	В	028	5-0340	R
										QTY	1 ****									- 1
				- 1		ASH NO.		UMBER NEXT A							MODEL 4500		CODE		SHEET 3	<u> </u>

2.7..., 1/8W, 5%

10................................./8W, 5%

DATE DWN CKD APPD

biomation

B 0285-0340 D

CODE SHEET 4 OF 18

		TOTAL	UNIT		011	ANTITY F	PER ASSE	MRIV			-					_
COMMENTS		COST	COST	ITEM	-60 -50	-40	-30	-20		PART NUMBER		PART NAME	REF. DESIGNATION	+	OR NO.	+-
	 	ļ		49		ļ	\perp			1850-0021	I.C	•	U46	1012		_
	4_	Ľ.		50		<u> </u>		1		1850-0022			U28	101	7	\perp
	\perp			51		↓		١	١	1850-0026	Ш		U30	1010	9	\perp
<u>.</u>				52	-	<u> </u>		١	1_	1850 - 0047	Ш		U78	1107	70	
				53				l.	1.	1850-0049			U79.	MCIC	103	
	T			54				2	2	1850-0071			U26,27	AM	685	T
				55				ı	ŧ	1850-0078			U45	1001	02	
	T			56				4	4	1850 - 0080			U19,41,74,77	100	114	T
• .				57				3	3	1850 - 0085			U22,42,75	1001	51	1
				58				1	1	1850 - 0092			U40	AME	688	\top
				59				4	4	1850-0097			U72,73,76,80	MCI	02311	
	1			60				2	2	1900 - 0012			U24,57	DAC	28HG	, †
				61				1	1	1900 - 0007	I.C		U48	DAC	-08	T
		T		62												\top
	\top			63			1, 1							1		+
	\top			64		†	13 1							1		+
	\top			65			\vdash	1	1	2950 - 2707	RE	SISTOR	R350	1		2
	1		\Box	66		 		4	4	2950-1006	RE	SISTOR	R 134,135,	_		IC
SSEMBLY TIME	╪	COMPON	ENT		#	=		_		REF. DRAWINGS		REV	DESCRIPT	ION		
		EAD SP														
						+-	+					++-				
				-	+	+	+ +									
							11								,	
	-		1	<u> </u>					DRAWN		DATE	LIS	T OF MATERI	AL		•
	ı		İ	<u></u>			-+-		CHECKE	D		7				Di
	-		-		\bot				ENGINE	ER		1	ASSEMBLY			
	1		1	-	+		+		MANUF	ACTURING		1 A	DC #1 BOARD		<u> </u>	
	-					IMPER	1	17V	QUALIT	Y ASSURANCE		1			В	02
			Ì	DAS		JMBER	SEMBLY	YTÇ				 	MODEL 4500		CODE	

	-
	5
	•
	ASSEME
	ļ
	ASSEM
	ASSEM
	ASSEM
	ASSEM
	ASSEM

COMMENTS		TOTAL	UNIT	l	ITEM		QUA	NTITY P	ER ASS	EMBLY		PART NUMBER	P#	RT NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	N TY
		COST	cost	ł	67	-60	~50	-40	-30	-20	-10		!					- + -
					68	-				27	27	2950-3006	RES	ISTOR	R70,83,209, 21 228,269, 269,	5,227,	30 a., 1/8W, 59	6
				1		\neg			-					1	299, 304, 307,4	61.		
					K				-	\vdash				 	473,474,485,	01,602 603,		
				ĺ	69	_		-		1	1	2950-3306		 	628, 631, 635 R650	 _	33.r.	 -
	_		4 .	-		_			├	├	<u> </u>					219 223 274		
					70				<u>.</u>	.48	48	2950-5106	<u> </u>		219,154, 155, 226,234, 246, 278,281,285,	251, 253,275, 354, 357,467,	51-2	-
					K					<u> </u>	<u> </u>		· · ·	ļ.,	468,470,412,	19 7, 498,571,		$-\!$
		٠			\angle										621, 625, 640,	647, 652,		
•										L	L:_		•		653, 654, 613, 499,469,222,248,28	6,721		
					71			1.4		25	25.	2950 - 7506			271, 309,445,4	46,447,455	75Ω	
							·								490,584,606,629 264,298,454,4	, 483,207, 57, 563,		
	-			١			•								607, 636			
·					72			4		70	70	2950-1000	RES	STOR	72, 81, 86, 96, 10		100a, 1/8W	,5%
	-					- 1									137, 141, 142, 144, 1			
									-		-		<u> </u>		376,379, 380,3 390, 398,			-
				1			٠.								413,430,432,4	33,438,4 39		
				1								· ·			449,450,451,45 510,526,527,5	2,		
				1			÷		-	 		 . 			622,651,6	57,658,659		
MBLY TIME	=	COMPON	ENT	1								REF. DRAWINGS	\Box	REV	DESCRIPTI	ON	DATE DWN	CKD AP
		EAD SPA																
					H				├-	 								
					\vdash				 		 	<u> </u>						-
						Ŧ					DRAWN		DATE	LIST	OF MATERIA	AL L	:	•
						Ŧ			_		CHECK		-	Δ	SSEMBLY	"	oiomat	
						土					t	ACTURING			C +1 BOARD		· · ·	
						Ι					<u>L</u>	Y ASSURANCE	\dashv			В	0285-0	340 R
					DAS			MBER IEXT AS	CC11C	QTY	}				MODEL 4500	CODE	SHE	ET 5 OF I

TYPE

DATE DWN CKD APPD

B 0285-0340 D

CODE SHEET 6 OF 18

COMMENTS		TOTAL	UNIT	[error]	QUAN	ITITY PER	ASSEMBLY	, ——	PART NUMBER	1	ART NAME	REF. DESIGNATION	VENDOR NO.		SCRIPTIO	A.	TY
COMMENTS		COST	COST		0 -50	-40 -			.				VENDOR NO.				Η'
	\longrightarrow			73	4		3	3	2950 - 2000	KES	STOR	R45, 53,93	<u> </u>	200'er	, 1/8V	V, 5%	-
	$\perp \!\!\! \perp \!\!\! \mid$			74						<u> </u>	•			<u> </u>			L
				75			2	2	2950-2700	<u> </u>		R311, 337		270_0			L
				76			2	2	2950-3000			R401,402		300 n	-		
				77			16	16	2950-1001			£74, 225, 252, 27 593, 572, 471, 671, 673, 6	7, 341, 342, 6/8, 77, 679, 680, 85	IK,	1/8W	,5%	
														<u> </u>			L
				85			5	5	2950 - 4700			8672,670,674,678	180,6	470,/8	w, 5%	5	
				79			2	2	2950-1100			P655,656		1100,	1/841,	5%	
				80													
				81													
				82			1	1	3000-3006			R437		30.n.	1/4W	,5%	
				83			1	1	3000-1006			R364		10-2	1/4W	,5%	
				84			1		3000-7506			R416		75.2	1		
				85			4	4	3000-1000			R52,92,2,87		100 V			
				86			2	2	3000-1200			R550, 551		120v			
				87			١	1	3000-1300			R415		1302			L
				88			l l	1	3000-1500			RI45		15052			
				क्ष			ı	1	3000-1600		ISTOR	R51		1602			
SSEMBLY TIME		COMPONEAD SPA							REF. DRAWINGS		REV	DESCRIPTK	ON	DATE	DWN	CKD	AP
																	_
				-	+			+	 					-+-	┼	\vdash	
										=					1=		_
				\vdash	ᆜᆜ		┰┷	DRAW		DATE						1	_
			-				1	CHECK	ED	\dashv	LIST	OF MATERIA	\L	Dion	hod	ior	`
							1_	ENGIN	ER			ASSEMBLY	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		ı G		•
							 	L	ACTURING		4	ADC #1 BOARD			<u> </u>		R
				DASH	NUI	ABER	QTY	QUALI	Y ASSURANCE				В	028	5-0		Γ_{l}
				NO.	N	EXT ASSEA	BLY	1				MODEL 4500	CODE		SHE	EET 6	OF

	_	TTOTAL	LINIT	1 1			CUANT	TY PER	ASSEMBI	γ -	T	1				-			
COMMENTS	\perp	TOTAL COST	COST	1 1		-60	-50	40	ASSEMBI 30 -20	-10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.		DESCR		TYPE
	1	<u> </u>		1 1	90	_	_		1!	1.	3000-2200	-	ISTOR	R49 ;		22	On, V	4W, 5	%
				l	91				_ 2	2	3000-2700		1	R320,327	•	27	,0v	1	
					92				2	2	3000-6200			R133, 648		. 62	202		
	I				93			- [١	. 1	3000 - 6800			RIOT		68	ж ж		- 1
					94			-	. 1	.1	3000-8200			R205		82	:0s-		\top
					95				2	2	3000 - 9100			R43,50			ن مُ	1	1
					96				15	15	3000 - 1001			R42,55, 333,54 58,494,466,218,250	9.552,569 6/6,	IK		-	Ī
					97)	1	3000 - 4300			R105			ŀΟν		
					98				2	. 2	3000 - 1601			R322, 329		. 1.6	,K		
					99				2	Z	3000-1801			R39,719		1.8	šK.		
					100				15	15	3000 - 2001		Ţ.,	R266, 267, 268, 434, 43 701, 702, 705, 705, 706,	5496,52,639 707,708	21	۷.		
×.		,			101				. 2	2.	3000 - 2201			R101,525			2K .		
	Π				102		Ţ.		7	7	3000 - 2701			R24,32,46,102	,365,431,	. 2.	7K	•	T
					03	1.			4	4	3000-3601			R58, 78, 90, 420			6K		
					04											7			
	Γ				105	٠.			. 3	3.	3000-4301			R41, 289,509.		.4.3	3 K		
					106		T		2	2 .	3000-4701			R546, 547		4.	7 K		T
			,		107			•	1	T I	3000- 5101		ISTOR	R315		5.	IK,1,	4W,5	%
BLY JIME		COMPON		i F	-	-	$-\Gamma$	 -		+	REF. DRAWING	s	REV	DESCRIPTION	ON .		DATE D	WN CKE	APPD
	-	EAD SPA	ACING.	F	$\overline{}$	4	- 1			-								_	+
			•							1 :-									1
		• .			_		\dashv			1									
	1.			-		-+	\dashv	\dashv	+	+	 		+				+-		
	١.								┰┷╴	DRAWN	 	DATE		0 =	. T				
•	1 .			l t	· · .	1			İ	CHECK	FD		LISI	OF MATERIA	\L [_ :_	_	oita	_
	1.					ļ.,			 	ENGINE	-		A ⁴	SSEMBLY			ЛПК		
		•		·		+-				┥	ACTURING			DC #1 BOARD	1				
		٠.		F		F:			-	1	Y ASSURANCE				В	-	725	- 034	REV
	1 .	100			DASH	+-	NUMB	ER	1 077	1	- AUGUNANUE								
	1		ï		· NO.			TASSEN		┪ ̄				MODEL 4500	CODE			SHEET 7	OF 18

			T ====:	·			***		S 488	r-141-111												
COMMENTS		1_	TOTAL	UNIT	ITE	-60	-50	NTITY PE	-30	-20	-10	PART NUMBER	<u> </u>	PART NA		REF. DESIGNATION	VENDOR NO.	<u> </u>	DESCR	RIPTION	1	TYPE
		L.,			108	3				F	1	3000-560	I RE	SIST	OR	R61		5.6	K , 1	1/4W	1,5%	
					100)				ı	1	3000-6801		1		R419		6.8	۷	1		
•					iic)				3	3	3000 - 1002	-			R33,44,103		IOK		\perp		
-					1 111		<u> </u>			2	2	3000 - 3902	-			R381,385		39 k		_		
•	•				112					5	5	3000-1004	+			R336,351,520,6	45,646	IM	,	1/4W	1,5%	
			• :		113	\$				1	1	E001 - 000E				R665		100k	, /41	w, 54	76	
					114																	
					115	7				2	2	3000 - 2401				R334,720		2.4 K	/4 W	, 5%	b	
					116	,				8	8	3000 - 3001				R325,324,332,331, 230,229,233,262		3K, /	4W,	5%		
					117	T	T															
					118	5				4	4	3050-1000				R113,114,115,116		100	۵,۱	NS	,5%	
					119					2	2	3050-1500				R151, 152		150.	۸,۱	/2W	1,1%	
					120					2	2	3070-1006				R339, 340		10-0	, IW	1,5%	<i>l</i> ₀	
					121																	
					122	:																
					123	3																
		Г			124	-	Γ			11	- [1	3100 - 1006				RIGI, 182, 183, 184, 187, 187, 188, 189, 190,	185, 186, 191	100	٠, ١,	18W	,1%	
					125	,				4	4	3100-2616		SIST	OR	RIO6, 117, 146, 147		26.1				
ASSEMBLY TIME		Π	COMPO	NENT	1 —	+-	├	\vdash		ļ	 	REF. DRAWING	S	REV		DESCRIPTION		D/	TE	DWN	CKD	APPD
		-	EAD SP	ACING		1								1					#			
					-	+	+-	\vdash			<u> </u>			+	l				_	\neg		
							1												I			
					l ⊢	+-	1	\vdash	_		-			+-				-+	+			
Value						1	.		I	<u> </u>	DRAWN	1	DATE	+	IST	OF MATERIAL		_				
									+	-	CHECK	1		j '			` t	oio	m	at	ior	1
						\dashv			+		ENGIN			_]		SSEMBLY DC #1 BOARD						
. "						_			\mp		ł.	ACTURING TY ASSURANCE		4	~	DC - I BOARD	В		28	5-C	340	REV
					DA			MBER		QTY	1			+-		1400FL 45 CC	CODE				ET 8	<u> </u>
<u> </u>		<u> </u>			N	0.		NEXT ASS	MBLY	<u></u>	Ц					MODEL 4500	CODE			SHE	E1 8	J 10



			37

· · · · · · · · · · · · · · · · · · ·				نسند ا												,			
COMMENTS		TOTAL COST	COST	: iTEM	-501	-50. T	40 -40	ER ASS	EMBLY	1 -10	PART NUMBER	P	ART NAME	REF. DESIGNATION	VENDOR NO.	DES	CRIPTION		TYPE
				126					1	1	3100-4646	RES	ISTOR	R412		46.4-0	L, 1/8V	1,1%	1
	Π	•		127					ı	1	3100-7506		4	R88		75.2	_	7	
				128					i	1	3100 = 86 66			R362		86.61	-		
				129					4	4	3100-1210			R129 130,131,13	32	121	- 1		
			1	130					7	7	3100 - 1300.			R240,245,280,	480,579,589619	130-2	.		
•				131															
····				132					4	4	3100-2000			R71,:84,377,378		2002			
1.		٠		133					1	1 .	3100 - 2260			R91 .		2262	7.7		
• .				134.					22	22	3100 - 2370			R208, 239, 241, 263, 279, 282	2,297,453	237_2		-	
														456, 479, 481, 9 578, 560, 637,	623,50Z 590,608				
•														591,620					
			·			-								-					
		•		135		: .			١.	١	3100-2610			RI5		2612			
				136					2	2	3100-2740			R47, 389		274:0			
	٧.	•		137					2	٠2	3100-4220			R375, 383		4225₽		.	
				138					1	1.	3100-4530	٠.		R359		4532			
				139		.													
				140					3	3	3100-4990	RES	ISTOR	R303,313,352		4992			Ī.,
SSEMBLY TIME		COMPON	NENT			\dashv				-	REF. DRAWINGS		REV -	DESCRIPTI	ON	DATE	DWN	CKD.	APPO
		EAD SP	ACING			\dashv					•		- 1		. ,				Ť.
												-1			_ :				-
				-	\vdash						-				·_·			_	
					\vdash	\neg				1						- .	1	-+	
					Ŧ			T		DRAWN		DATE	LIST	OF MATERIA	AL I			 -	
*					#			\pm		CHECK				SEMBLY	- t	DOIC	nati	OF	}
					\pm			\pm		1	ACTURING			DC " BOARD			· .		٠
				-	\perp	_		-+		L	Y ASSURANCE	-	~.	JC . = 1 DOARD	В	0281	503	4Q.	REV D
			- [DAS			MBER EXT AS		QTY					MODEL : 4500	CODE			.90	<u> </u>

COMMENTS	TOTAL	UNIT	ITEM	SOI EX	NTITY PER	ASSEMBLY	1 -10	PART NUMBER	P	ART NAME	REF. DESIGNATION	VENDOR NO.	DESC	RIPTION -	ΤY
	COST	CUSI	141	-60 -30	-40 -3	8	8	3100-5110	RES	ISTOR	RB, 48.54, 73, 12	0,122,407	5112, 1	18W, 19/	,
			142			1	١	3100-8066		1	R543		81.00		
			143			2	2	5100-6810			R429,411		6812		
			144			4	4	3100-7500			R67, 153, 288,410		7502		
			145			3	3	3100-8250			R3,56,9		825 A	.	T
			146			2 3	23	3100-1001			82,5,14,26,29,6	6, 257, 293	IK		
											494,148	2,568,609			T
															T
*			147			2	2	3100 - 1241			R353,361		1.24K	•	
			148			3	3	3100 - 1501			R18,358,397		1.5K		
			149			١	1	3100-1781			R95		1.78K		Π
			150			3	3	3100-1821			RI, 140, 204		1.82K		I
			151			5	5	3100 - 2001			R69,261,356,3	92,559	2K		T
			152			2	2	3100-2211			R374, 384		2.21K		T
•			153			ī	1	3100-2321		•	R60		2.32 K		
			154			20	20	3100 - 2431	RES	ISTOR	R127, 138, 231, 23 296, 308, 319, 3	5, 260, 270 28,475,476	2.43K	1/8W,1	6
											484, 487, 585 , 5 604, 630, 63 2	86, 597			
															I
SEMBLY TIME	COMPON LEAD SPA							REF DRAWINGS		REV	DESCRIPTIO	N	DATE	DWN CKD	AF
	LEAD 3FA	Civo													
			-				-								+
				=			-								1
				┰┶─		T -	DRAW	+	DATE	LIST	OF MATERIA				
			-				CHECK	ED	$\neg \neg$		OF MATERIA	`` t	moic	atia	n
				-			ENGIN	i			ADC #1 BOARD			J	•
				‡==			L .	TY ASSURANCE		•		В	0285	-0340	. '
		1	DASH NO.		MBER NEXT ASSEM	QTY					MODEL 4500	CODE		SHEET IC	

	TOTAL	UNIT	r		TIALITITO	60 A C C C A A	Si V					T			
COMMENTS	COST	COST		-60 -S	0 -40	PER ASSEM	0 -1			PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIF	TION	TYPE
			155				1 1	3100 - 261	RE	SISTOR	RIZ4	<u> </u>	2.61K, 1,	/8W, \°/•	
			156				1 7	3100-287			RZ17, 249, 283, 582, 617	463, 495,	2.87K		
			157			-	5 5	3100 - 3161			R97, 203, 343;	344,202	3.16K		
			158				1 - 1	3100 - 340			R417 .		3.4K	•	
			159				1 1	3100 - 348			R 355		3.48K		\sqcap
			160		1	1 1	4 4	3100 - 464			R10, 37, 346,349	*	4.64K		
			161	Ì		4	4	3100-499		1	R366,368,369,	370	4.99 K		
			162				l I	3100 - 5101		•	R531		5.1 K		
			163				7 7	3100 - 5111			R16,22,23,28,8	2,421,423	5.11K		
			164			1	5 5	3100 - 825	i i		· R31,36,206,426,	542	8.25K		
			165				1	3100-976	١ .		R75		9.76K		
			166	•		10	١٤ م	3100-100	2 .		211,57,63,79,98, 316,317,347	100,108,110 403,428,532	JOK		
											556,557				
				- F	1										
			167				2 2	3100-1182			R200,201		11.8K		
		·	168			1	2 2	3100-1212			R64,77		12.1 K		
			169				2 2	3100-1402			R62,425		14 K	•	
•			170			4	4			SISTOR	R533, 554, 555, 24	i	20K, 1/8	W. 1%	
ASSEMBLY TIME	СОМРО		F		-	-		REF. DRAWIN	IGS	REV	DESCRIPTI	ON	DATE DV	VN CKD	APPD
	LEAD SP	PACING													
		- 1	\vdash	+	+	++-	-	+						-++	
		.			1	1. 1	+	-						+	
		: 1					:1=								
						$\Gamma \perp$									
	1.0	I		Τ.			DRA	WN	DATE	LIST	OF MATERIA				
							CHE	CKED	 	1 1131	OF MAIERIA	~ ∟	omoic	\tion	•
				-	-,			INEER	ļ	4		1			ı
			 	+						1	SSEMBLY	1			
,		.					MAP	UFACTURING	1	 	DC #1 BOARD				REV
				1				LITY ASSURANCE		1		В	0285.	0340	D
			DASI		NUMBER	QŤ	<u> </u>		 	 	T				<u></u>
•	•		NO.		NEXT A	SSEMBLY	1		I	1	MODEL 4500	CODE	i	SHEET 11	UF 18

COMMENTS		TOTAL COST	UNIT .	ITEM	ZÁT	QUAN	TITY PE	R ASSE	MBLY	-10	PART NUMBER	P	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCR	RIPTION	TYF
	T	COST		171	-00	50	-40	-30	2	2	3100-1003	RES	ISTOR	R345,348		100K, 1/	8W,1%	<i>b</i>
	<u> </u>			172		\neg			2	2	3100-1053		1	R382,386		105K,1	/8W,19	6
	-	-		173	7	-		$\neg \dagger$	2	2	3100 - 2003			R321, 330		200K, Y		$\overline{}$
				174					1	١	3100 -8252	<u> </u>		R302		82.5K, 1	18W., 19	.
	-	-		175	\dashv	1			8	8	FACTORY SELECT	†		R212,256,291,458 491,567,612,638		FACTORY	SELEC	г
	-		 	176	-+	-		\rightarrow	Ť	1	3000- 2401	-	+	R712		2.4K, V	1W.5%	+
	÷	:	\vdash	177	\dashv				-	<u> </u>	5000 210	 	+	KIIZ				+
	┝		 	178					8	8	3100-2372		-	R192-199		23.7 K, 1/8	w 1%	┪┈
•	-			179				_	16	16	3120 - 2006	 		R210, 211, 220, 221 305, 306, 464, 4	, 273,274 65,569,570	202,1/8	8W, •5	%
						T								599, 600, 626,				Ţ.
		,		180					١	1	3100- 2101			R544		2.10K,1	18W, 19	6
	<u> </u>			181	_	1			16	16	3120-2370			R213,214,254,2 459,460,492,	55,290,292	23752,	1/8W, . 5	5%
												1		610,611,643,64	2			
	_	<u> </u>	<u> </u>	182														
				183					-	١	3150-1300			R400		1302,1	4W,19	
				184					ı	1	3150-3326			R143		33.2.2	,1/4W,1	%
	_			185					ı	١	3200-0041	RES	STOR	R558		272, 2	ZW, WW	\mathcal{T}
* - *		-		186					1	1	3100-2552	RES	SISTOR	R711		25.5K,		
SSEMBLY TIME		СОМРО	NENT			=					REF. DRAWINGS	3	REV	DESCRIPTION	ON	DATE	DWN CK	D AP
•		EAD SP																1_
			1										 					
				-	H	-					 		 					+-
	١.			-	H	_				 								
			1															
					Τ.					DRAWN	1	DATE	116.	OF MATERIA	1			
,					\perp			—		CHECK	ED		LIS	O MAILKIA	``	moic	atic	חו
			. `	<u> </u>	-+-			+		ENGIN	ER		1	ASSEMBLY	'		~ 111	1
	١.				\top					MANUE	ACTURING		ł	ADC #1 BOARD	`			
					\equiv					i	TY ASSURANCE		i		В	028	5-034	i O
*		i	- 1	DAS	<u></u>	NU	MBER	-+-	OTY	QUALIT	T ASSURANCE							
	1		. 1	NO			EXT AS		<u> </u>	r —				MODEL 4500	CODE		SHEET	2 OF

COMMENTS	TOTAL	UNIT COST.	ITEM -	-60 -50	ANTITY	PER ASS	EMBLY	I -10	PART NUMBER		PART, NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPT	TION	ТУРЕ
		2	187		Π.	,	ı	1	3300-0031	POT		R539		IOK,RD,	TOP	
		1	188				2	2	3300-0061	•		R25,409		2K,RD	TOP	
		5.	189				5	5	3300-0077			R661,663,660,6	68,536	200n,5Q	TOP ADJ	
		*	190				8	8	3300-0103			R162, 163, 164, 1	05,166,167.	10a, sq.	SIDE	
			191				8	8	3300-0105-10			R170, 171, 172,1		5K, 5Q.	SIDE	
			192	: 1	1.		٦	7	3300-0108-10			RZ1, 34,404,414 422, 424, 528		5K, 5Q.	TOP	1
18			193	•			2	2	3300-0109-10		-	K20, 89		2K, 5Q.	TOP	
			194				8	8	3300-0110-10			R30, 35, 76, 80, 748, 553, 718	118,	IK, SQ.	TOP AD	
			195		1		8	8	3300-0112-10			RIZ, 59, 99, 104 427, 540, 561, 4	.66	10K,5Q.	TOP	
			196				2	2 .	3300-0092	POT		R360,541		100n,5Q.	CIA	
			197				1:	1	3300-0076	РОТ		R 538		500s.	TOP	
			198			*	5	.5	3300-0115	POT		179,180,181,		2K	SIDE	
			139				١	1	3100-4021	RES		R314		4.02K, 1/8	3W, 1%	
			200	12	-		٠ ١	.)	9000-0060	RES	PACK:	RPI .		5PIN SIP		
			201				2	2.	3700 - 0098	1		RP10,30		1001 6 PIN SIP		1
			202				3	3.	3700-0096			RP3,4,31		100s. , . 2V	V, Z%	Ī
			203				13	13	3700 - 0080	RES	PACK	RP15, 14, 15, 18, 19, 126, 27, 28, 29	20, 21, 22, 25,	100 A.	· ·	
			204													-
SEMBLY TIME	COMPOR			$\exists \vdash$	\vdash				REF. DRAWINGS		REV	DESCRIPTION	ON	DATE DW	N CKD.	APPD
	LEAD SF	ACING			-	-		-		-						
T.																-
				-	+	-	-					· · · · · · · · · · · · · · · · · · ·	<u>.</u>		1	<u> </u>
		İ		_					<u> </u>				 		1	
								DRAWN		DATE	LIST	OF MATERIA				
				 				CHECKE	-				`` b	oioma	tior	7
		1						ENGINE	1			SSEMBLY				
		- 1		 				MANUF	ACTURING		A	DC #1 BOARD	• -			REV
			242::		UMBER		0774	QUALIT	Y ASSURANCE				В	0285	0340	
	l	- 1	DASH NO.		NEXT AS		QΤΥ	\vdash				MODEL 4500	CODE	· 1-	HEET 13	

COMMENTS	TOTAL	L UNIT	ITEM	GC L	JANTITY I	TER ASS	EMBLY	-10	PART NUMBER	P	ART NAME	REF. DESIGNATION .	VENDOR NO.	DESCRIPTION	. 17
	1 003	1	205	-30 -3		-30	2	2	3700-0062	RFS	PACK	RP7.8		1.5K 10 PIN SIP	一
	 -		206	_		†	3	3	3700-0049		PACK	RP5, 6, 9		3K/6.2K	
	1 1	+ +	207	-	+		2	2	3700-0019		PACK	RP2,32		IO PIN SIP.	,
	++-	+	208	_	+	-	_		0.00	~==		1 3,-		6 PIN DF	+
	++-	+ + 1	209	_	+-	<u> </u>				 				1	_
	+ + -	1	210		+	├				 			 	 	
	+	+	-		+-	-			1000 0011	CAR	CITOR	C1, Z, 3, 4, 6, 8, 11	20, 28, 29,		<u>., </u>
	+-	+	211		+	-	64	64	4000 - 0044	CAPA	T	140,44,41,62,	8, 74, 80, 8	2 .01 ut, 100 V, 20	70
	+-	4			+-	-				 	Ī	83, 84, 86, 87, 9 102, 105, 10	9, 113, 116,	1	
	 	1	/			ļ				ļ		117,125,131, 156,188,195	211, 227, 220	7,	
	igspace	\perp	\angle								<u> </u>	241, 242, 243, 2 257, 258, 259,	261,262,29	xo	\bot
											ļ	294, 295, 149 142, 314, 337, 1			
	<u> </u>										•				
			212				188	183	4010-0104	CAP	CITOR	32,33,34,35	36, 37,38,	.1 nt, 500, 20%	<u>ا</u> ا
												42,43,48,51,5 63,64,73,75,	53, 54,58,5	9	
												85, 89, 91, 96, 9 104, 106, 107, 10	97.100.101.10	3.	\Box
												118, 120, 172, 12	3, 129,130		
												145, 147, 150, 15 155, 157, 158, 16	1, 152, 153, 154	4,	- 1
		1			+	\vdash	<u> </u>			-		170, 171, 175, 176, 185, 186, 187, 196	177, 179, 184,	CONT, SHT	7
SEMBLY TIME		ONENT			1				REF. DRAWINGS		REV	DESCRIPT	ION	DATE DWN . CI	KD A
	LEAD S	PACING			#=	ļ				===					#
				1										- 1 1	1
			\vdash		+	-		-							+
					\perp					DATE					£*
			<u> </u>	+		-		DRAWN		DATE	LIS	T OF MATERIA	AL	aia-atio	*
						-		ENGINE				ACCENABLY		oiomatic	ו וכ
		1		1		_		MANUF	ACTURING	-		ASSEMBLY ADC #1 BOARD			1
				#		_		QUALIT	Y ASSURANCE			· · ·	В	0285-03 1	0 .
		!	DASI- NO.		NEXT AS		QTY					MODEL 450C	CODE	SHEET	14.0F

COMMENTS		TOTAL	UNIT	ITEM	COL	QUA	NTITY P	ER ASS	EMBLY		PART NUMBER	T	PART NA	ME	REF. DESIGNATION	VENDOR NO.	DES	CRIPTION	TYPE
		LUSI	COST		-60	-50	_40	-30	-20	-10_		CAP	ACIT	OR .	C194, 197, 198, 206, 213, 214, 215, 216,	207.208.210	1	50V , ZO°/	
				7					 	<u> </u>		+	1		220, 221, 222, 22		 		+
	-	 		1					-	 		+	+-	_	235,240.		 		+
	-	 		K	-		_			-	· · ·	+			248, 249, 250, 25		 		
	<u> </u>	<u> </u>	-	K-	H	•			·	<u> </u>		+-			269, 272, 274, 272, 281, 282, 283, 21	76, 278, 279	ļ		
	L			L,				•				•		- 1	289, 291, 292, 2	93, 297, 299			
	Ŀ									<u> </u>					300, 302, 305, 307 315, 316, 317, 318 322, 323, 32	7,308, 313 ,319,320,			$\perp \geq$
													T		322,323,32 327, 328, 329, 3:	4, 325, 326, 1, 332, 406 .			
															334,336,339,2 216,303,303,401-40	73,255,285,	344 .40	h	
· · · · · · · · · · · · · · · · · · ·				213					3	3.	4300-0026	1	_	1	C238, 311,244.		15uf,		
				214					5	5	4000-000				C52,57, 203 237, 321	-	luf, 5	ov, 209	6
				215															
				216					9	9	4300-0015				C23, 39,50,69, 275, 277, 1 68	263, 268,	15Mf,	20 V	
				217			·		2	2	4300 - 0008	3			c270,271		47.uf,	zov	
				. 218			,		ı	1	4300-0028	3			C204 ·		10Quf,	20 V	
**				219		·	٠.		ı.	Ì	4300 - 0045	<u> </u>			C65 .		22014	, 10V	
				. 220					2.	2 :	4300-0024	-			C49, 41		4.7 uf,	50v,10%	
				221					l.	٠٢.	4010 - 8206	l			C338		8.2 pf	100V, 5%	:
				222					3 -	3	4010 - 1006		ACITO)R,	C 67 ,180,18			OV,5%	
ASSEMBLY TIME		COMPON							<u> </u>		REF. DRAWING	s	REV		DESCRIPTION	ON	DATE	DWN CK	APPD
		EAD SP	ACING		·														=
		•	-	-	\vdash	-				-			├	_					+
			1	-	+					DRAWN		DATE	L	IST C	OF MATERIA	AL I	•		
					1			#		CHECK			1				DIOIT	Iatic	ח (
					\pm	<u> </u>	-	\pm			ACTURING		Į		EMBLY 41 BOARD	}			[
								Ŧ		<u> </u>	Y ASSURANCE		ł	AVC	I DUMKU	В	0285	- 0340	REV
				DAS			MBER EXT ASS		QΤΥ	<u> </u>			-		MODEL 45(X)	CODE			5 OF 18
	L			L 140	<u> </u>	N	EAT AS	FWRLY		L			L		1 110000 - 300	1000		Janeer 1	<u> </u>

COMMENTS		TOTAL	UNIT	ITEM		OUANTITY 50 -40	PER ASSI	MBLY		PART NUMBER	P.	ART NAME	REF. DESIGNATION	VENDOR NO	T 8	SCRIPTION		TYPE
	-	COST	COST	223	60 -	50 -40	-30	-20 2	-10 2	4010 - 2206		CITOR	C21, 202	VENDOR NO		, 100V,		<u> </u>
	-			224		_	+ +	4	4	4010- 4706	+	1	C9, 174, 183,			,100V,		
· · · · · · · · · · · · · · · · · · ·		-		225	+		+-+	1	-	4010 - 6806	 		C70	-		, 100V,		-
		<u> </u>		226	-		+	3	3	4010-0100	 	 	C239,333,407			100 1		
	\vdash			227	+	+	+ +		_	1310 0100		+	0221,333,401		iopr,	100 01	7 10	-
 				- - +		-	+	2		4010 0000	 	 						
	\vdash			228	+	-	+ +	2	2	4010 - 0220	 	 	C178, 182 088, 90,110, 127, 1 288, 301,310	67, 225, 26	220+	, 100V,		├
•	\vdash			230	+	-	+	2	2	4010 - 0470	 							├-
 			-	231	+	-	+	_	-	4010 - 04-70	 	}	C31,71		4/0+	100V,	5%	-
	\vdash				-		1				<u> </u>	-	(7 177, 173 191	205				├
	\vdash			232	-		+	7	7	4010-0101	ļ	 	212,280 191,	209,		, 100V,		<u> </u>
	Ш			233	-		\perp	2	2	4010-0181	<u> </u>	ļ	C160,340		$+\dot{-}$, 100V,		<u> </u>
				234		_	1	_	1	4010-0221	ļ		C199	55 51 134	+-	F, 100V,		L
			· .	235			1 1	12	12	4010 - 0102	L	<u> </u>	05,16,22,26,30, 159,196,209,34	5	10000	f, 100V	,5%	
				236								<u> </u>						
				237							<u> </u>	<u> </u>						
* .				236				5	5	4600-0016	VAR.C	APACITOR	C10,45,46, 200,201		1-4.	5pf		
•				239		ļ		5	2	4010-0102	CAP		C12,25		1000	ps, 100	V,5%	İ
				240														
ASSEMBLY TIME		COMPONE	ENT		\pm	-	\pm			REF. DRAWINGS	-+	REV	DESCRIPTION	ON	DAT	E DWN	CKD	APPE
		EAU SEA	CING		+	-	+				-+					+		
			1			7-	1									1		_
- đ			1		\downarrow													
on the transfer of the property of the proper					┥		┸┯┸	_	DRAWN	l	DATE							
									CHECK		\dashv	LIST	OF MATERIA	AL	bior	not	ior	7
(-									ENGINE	ER	$\neg \neg$	As	SEMBLY					•
**					\vdash		\dashv			ACTURING		14	× 41 BOARD	<u> </u>	Ι			REV
			1	DASH	╁╌	NUMBER		YTÇ	QUALIT	Y ASSURANCE				В	028	15- 03		D
*	Ĺ			NO.		NEXT A	SSEMBLY						MODEL 4500	CODE		SHE	ET 16	OF 18

.·
ASSEMBL
į
ASSEMBL
<u>L</u>

	, ,	-0-41	UNIT			OUA	TITV DI	O ACCE	iai v		, 				T	—	
COMMENTS		TOTAL COST	COST	ITEM	-60]	-50	-40	-30 -	20	-10	PART NUMBER		ART NAME	REF. DESIGNATION	VENDOR	R NO.	_
				241					2	2	2100-0005	INE	UCTOR	L6,7	1		
				242					١	١	2100-0002		<u> </u>	L8			
				243					1	١	ž100-0007			LIO			
				244					1	1	2100-0001			L9			F
				245					4	4	9000-0091		,	L1, 2, 11, 12			Z
				246					1	1 -	9000-0088	INDI	CTOR	L5			ē
				247	7				8	8	2100-0036-20	IND	UCTOR	L20,21,23,24,25,24	27,28		F
				248					•								_
			- '	249			_		8	8	9000 - 0089	TOR	OID	T4,5,6,7,8,9,10			2
				250	寸				ı	1	9000-0090-10	TOR	OID	Т3			8
				251					ı	1	9000-0090-20	TOR	OID .	TI.		.	
1-10 ONLY				252					1	١	9000-0115	TOP	OID .	TZ.			-
				253							-						
				25A						<u> </u>							
				255					2	2	2150-0007	DEU	Y UNE	Di,2	EP6700)- 1	1
				256					ı	1	0285-0248	SHI	ELD .		1	•	
				257		,											
				258	_				6	8	2600-0013	RE	ΥA	K1,2,3,4.7,8	•	: 1	-
EMBLY TIME		COMPON			\dashv						REF. DRAWINGS		REV	DESCRIPT	ION	-	_
	LE	EAD SPA	CING		_					-							_
					_										-		_
									_								-
										DD41111	1	DATE					_
					\pm					DRAWN			LIST	OF MATERI	AL	Ь	
					Ŧ					ENGINE		-	A5:	SEMBLY		U	1
					Ŧ					MANUF	ACTURING			#1 BOARD	-	· 1 ·	_
	ĺ		l	DASI	#	NI 1	MBER	-	TV	QUALIT	Y ASSURANCE					В	
			l	NO.			EXT AS							MODEL 4500	. 0	COĐE	_

COMMENTS		TOTAL	UNIT
	<u> </u>	ļ	
· · · · · · · · · · · · · · · · · · ·	<u> </u>		
	L		
	L	<u> </u>	
	L		
		L	
		<u> </u>	
ASSEMBLY TIME	Ĺ	COMPONEAD SP	ENT ACING
*			
*			
•			

TEM	601	- KA	NTITY P	ER ASS	EMBLY	-10	PART NUMBER		PART NA	ME	REF. DESIGNATION	VENDOR NO.		DES	CRIPTION	ν .	TYP
259				~~	7	7	7000-0581	1			TO BE USED AT	LOCATION 68,70	Mc	CAUC	TING	PAD	
260					2	2	6000 - C134	CON	JN. C	OAX	J2,3		1				1
261					1	1	6100-0120	soc	KET		74		16	PIN			
262					2.	2	7000-0120	EJE	CTO	۲.						*	
263					3	3	7000 - 0041	HE	AT S	SINK	Q35,36,61		TO	7-5,	.75	DIA.	
264					1	١	7000-0125	HE	AT S	SINK	TO BE USED AT		1				
265					2	2	7200-0016	IN	SULA	TOR	U63,64	·					
266										-							
267					AJR	Ale	9000-0117	TRI	FILA	2 WIRE	E9		10	5 1	ENG	L	
268																	
269					3	3	0285-0311	TES	T PO	INTS	TP1, 2, 3						
270					1	1	3000 - 3000	RES	ISTO	R	R717		30	ΣΩn.,	1/4W	5%	
172					١	١		CAF	,		C41		4.	7uf,	50 V	÷	
272					8	8	3100-1620	RES	ISTO		R634,702,588,48 478, 237, 258,29	4]	162	ا ہے۔	/8W,	5º16	
273					8	8	3100-1401	RES	ISTO	₹	R232, 242, 276, 311 482,583, 625, 62	0. 4	1.4	K, 1/8	, w	/	
274					1	١	3100-2400	RES	ISTO:	R.	R709		240	کمر, ۱	4w,5	%	
275					١	١	3100-2006	RES	ISTOR		R534		20	٦v	1/8W	1%	
276													Ľ.			•	
							REF. DRAWINGS	S	REV		DESCRIPT	ION		DATE	DWN	CKD	APP
	\rightrightarrows																
1	\dashv	-								 		···			-		
\dashv	_																
	T			\top		DRAWN	·	DATE		ict /	OF MATERI	A	-1		ئــــــــا		٠.,
	+-			-		CHECKE	0		-	131	OF MAIERI	^` ł	Sic	т	at	ioi	٦.
	\mp				_	ENGINE	ER				ISSEMBLY		- 10	/ 11		٠٠.	•
	+			\dashv		MANUF	ACTURING			Αl	C #1 BOARD	- 1					RE
	_		4DED		OT/	QUALIT	Y ASSURANCE					B	•	029	35-1	340	0
DASI NO.			MBER EXT AS		QΤY	\vdash			 		MODEL 4500	CODE			· I cur	ET (8)	OF 10

DESCRIPTION

FERRITE BEAD

2/2 TURNS #22 WIRE
ON 6 HOLE SHIELD BEAD
B TURNS #22 WIRE
ON TOROID CORE

FERRITE BEAD

T41A-10
DATE DWN CKD APPD

biomation

B 0285-0340 D


CODE SHEET 17 OF 18


4m Цm *Ц*м


4 TURNS 8 TURNS

EP6700-1 IONS

luh 4.7uh 10 uh







			ASSE
			ASSE

	_	TOTAL	LINIT
COMMENTS		TOTAL COST	UNIT
	+-		
\			
1			
	+		
<i>j</i>		ļ	
<u>f</u>	1_		
	+		
·	-	ļ	
	+	-	
	+-	-	
			
	+		
	[
SSEMBLY TIME	T	COMPON	ENT
		COMPONEAD SPA	CING
	ı		
	1		

EM -	60T				EMBLY		PART NUMBER	1	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYP
1	- 50	-50	-40	_30	-20	-10 I	0285-0302	P.C	В.	-			
2	\top	\dashv			-	REF	0285-0301	-	EMATIC			<u> </u>	-
3	+												<u> </u>
4	\top					 		 					
5	\dagger	\dashv			-	 		<u> </u>		† · · · · · · · · · · · · · · · · · · ·		 	
6	+	\dashv			-			<u> </u>				-	
7	\dagger	+			-	2	1700-0108	I.C.		U2,4		LMIICLN	-
8	\top	\exists			١.	2	1700-0104	I.C.		U1,3		LF 355	
9	\top	\exists											
0			-			13	1000-0002	DIC	DE	CR 2, 3, 6, 7, 8, 10, 13, 17, 19, 20, 21, 22,	25	IN4152	
1	T					5	1000-0018	4		CR1,512,15,24		IN3595	
2						2	1100-0001			CRII,16		IN746 A , 3.3V	
3						4	1100-0016			CR9,14,18,4		IN754A,6.8V	
4						1	1100-0044	DIO	DE ·	CR23		IN5230	
5						1	1100-0006	DIC	DE	CR26		1N758A, 10V	
6													
7						4	1300-0046	TRA	NSISTOR	Q3,6,9,13		2N5770	
В						4	1400-0036	TRA	NSISTOR	Q4,5,10,11		2N5771	
							REF. DRAWINGS		C PROD D REV	DESCRIPTION SED PER ECO 27 SED PER ECO 2 SED PER ECO 2 VISED PER ECO 267 SED PER ECO 267 SED PER ECO 2716	24 455 V° 260 * 262) N° 2662	DATE DWN CKD 9/8/22 D.C. CFC/6/2 3/21/8 7778 7/9/27 JUIC 7 J 7-2-5/ JUIC 7 J 8-11-52 D.C. 6/6/6 8-17-52 D.C. 6/6/6 8-17-52 D.C. 6/6/6 8-17-52 D.C. 6/6/6	API
						CHECKE ENGINE MANUF	D Q.W. 2007 3	DATE -5-82 /11/82	A59	OF MATERIA SEMBLY NUATOR		oiomation	RF
DASH NO.	02	NUN	-015 IBER		Į QTY	QUALIT	Y ASSURANCE			MODEL 4500	Ь	0285-0300 Isheet 1 0)F

COMMENTS		TOTAL COST	UNIT COST
		_	
ASSEMBLY TIME	ľ	COMPONEAD SPA	ENT
*			
	Į.		

ITEM	-601	-50 I	40 I	=30	EMBLY	-10	PART	NUMBER	ĺ	PART I	NAME	REF.	DESIGNAT	TION	VEND	OR NO.	DES	SCRIPTION	TYPE
19						1	1300-	0007	TEA	NSIS	STOR	Q16				-	2N51	79	
20						2	1300-	-0028	S	1		Q7,1	4				2N39	04	
21						2	1300-	-0058				Q1,12	2				BFR 9	06	
22						1	1400-	0029				Q15					2N52	08	
23						1	1500-	-0006		7		Q17					2N59	12	
24						2	1500-	0022	TRA	NS	ISTOR	Q2,	8				J309	9	T
25																			
26																			
27						14	2100	-000	IND	UCT	OR		5,6,7,8 15,16,1				10uh	•	
28						2	9000	-0126	INDI	ICT	OR	L2, 1		,,,,			TORO	100 JU	7
29						4	2100-	0001	IND	UCTO	OR	L3,1	1,19,2	٥			FERRI	TE BEAD	
30																			
31						2	3300	2-0114	P01	-		RIB, 8	82				2K,1	/2W, 1T	
32																			T
33						5	3300	-0099	P01	Γ		R28,	39,74	1,86,	101		20K	,1/2W, 1T	T
34																			
35						4	2950	- 3306	RE:	515	FOR	R2,11	,47,5	5			33.	1/8W 5%	
36						2		-4706		SIST		R10,					47 ,	1/8 w 5%	
\dashv	\dashv	_			-		REF	. DRAWING	S	REV		CE ()	DES PERE	SCRIPTIC	NY フネヘ			DWN CKD	2-/4-Y
	_	\Box								13	REVI	SED P	ER E	CO 2	774A		1/21/8	MW DON	2/24
\dashv	-+	\dashv			 		 			K			PER E					MW DOW	
	$\neg +$				 	 	 			M			PER E				6/2/0	3 MW DOW	7/5/0
							 			N N			PER E					BLW DW	
	[Ī					P			PER				6/7/83	MW DW	4226.
	\perp					DRAWN			DATE		LIST	<u> </u>	AAT	EDIA					
	+			+		CHECK	ED			1					\L		оіоп	natio	n
	F	_		7		ENGINE]	AS		_	_		l '	- · - · ·		•
	\mp	_		\Rightarrow		i.	ACTURING Y ASSURAN	<u></u>		A	TTEN	JUA.	TOR	? 6	3 D.	В	0005	. 0200	REV
DAS	. -	NUI	ABER	-+	OTY	QUALIT	T ASSURAN	ν <u>ε</u>		L						D	0285	-0300	R
NO.	_		EXT AS	SEMBI						Π			MODEL 4	4500		CODE		SHEET 2	OF 7

.

COMMENTS	TO	TAL I	UNIT	ITEM		QUA	NTITY F	ER ASS 30	EMBLY	1 10		PART NUMBER	P	ART NAME	REF. DESIGNATION	VENDOR NO.	DES	CRIPTION	TYP
-	- μ	/31 0	.031	37	-60	30	-40	-30	-20	- 2	20	150-1000	RES	ISTOR	R5,50		100	V8W 59	4
			\neg	38	-			<u> </u>		3	20	150-4700		1	R1,46,91		470	1/8W59	6
	1.		-	39	-			•		2.	29	50-1008			R12,57		100М	1/8W59	6
			_	40		·													T
	1	1		41	-														\Box
				42	•		1.			2	310	00-5116			Ri6.79		51.1	1/8_ 1%·	
		1		43	• •		•			2	-/	- 2000		1	RI3 ,59		200	1	1
		1		44					-	2		- 2430		1	RI4,58		243	1 .	-
		1		45						2		- 4990			R99,102		499.		1
		Ī		. 46						4	1	- 1001			R20,22,63,64.		IK		†
				47						.2		- 1181		<u> </u>	R21,65		1.18K		1
			\neg	48	-					2		- 1211		T	R25,60		1.21K:		1
		Ī		49						2		- 1241			R98,103		1.24K		1
			.	50		•		٠,		1		- 1051			R107		1.5K	,	1
				51						-1		- 2001			RIOB	1	2K		
•		•		52						-1		- 3481			R109		3.481	K	T
				53						4		- 1002		7	R29,30,75,83		10 K	7	
				54						2	31	00-1102	RES	STOR	R17,81		11K, 1/8	3W 1%	
SEMBLY TIME	COM	PONEN	<u>σ</u> .							-	-	REF. DRAWINGS	-	REV R	DESCRIPTI	ON 4143	DATE	DWN CKD	JAK,
,	LEAD	SPACI	NG	F						-	-								
•						Ŀ													<u> </u>
				\vdash															-
										DRAWN			DATE	115	OF MATERIA	AI I	_		
•			` ·	H	+			+		CHECK	ED					`` t	NOIC	natio	n
	•		ŀ		\perp					ENGINE	ER				SSEMBLY	1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
			.	-	+		<u> </u>			MANUF	ACTUR	ING	\neg	ATTE	NUATOR B	ノ、			RE\
					士					QUALIT	Y ASS	URANCE					0285 -	-0300	R
-			. 1	DAS NÓ			MBER EXT AS		QTY	\vdash			-		MODEL 4500			SHEET 3	

		TOTAL	UNIT
	1		
	+-		
	+-	-	
	\perp		
	İ		
	+		
	+		
	1		
	+-	\vdash	
· · · · · · · · · · · · · · · · · · ·		ļ	<u> </u>
			ĺ
	1		
	+	├	
		<u> </u>	<u> </u>
	+		T .
		╁—	
	<u> </u>	<u> </u>	
SSEMBLY TIME		COMPOI	NENT ACING
•			

.


			NÒ.	NEXT A	SSEMBLY	1						MODEL 450	0	CODE		SHEE	130	F 7
		·	•															
		•																
COMMENTS	TOTAL	UNIT	ITEM	QUANTITY	PER ASSEMBLY		PART N	UMBER	P	ART NAM	AE .	REF. DESIGNATION	VEND	OR NO.	DESC	RIPTION		TYPE
COMMENTS	cost	COST	55	0 -50 -40	-30 -20	_10 I	3100-		DEC	SISTO)B	R94			365K	1/8W	1%	
		\vdash	56	++	+ + -	<u> </u>	3100-			1		R92	1		634K			
		\vdash	57	+	+	4	3100-			1-		R38,41,87,89			IM 1/8		1%	
			58	+- +	+	-	3100-	1004	-	+-		1,00,11,01,07	†		1			
	 	-		+	+ +	-	<u> </u>			-								
	 		59	-	+	-				+-			+		-			
		-	60		+	2	9000-00	79/0-03	 			R7,52	+		10.1K,1/	aw J	1.	
	 	├	<u> </u>	+		2	17000	1 - 05		+-		R3,48	+-		IIIK	4	-	
	 	\vdash	62	++-	+	2	 	- 04		+		R4, 49	1		900K2	,		
			63	+					}			R8,53	+		990KS			
· · · · · · · · · · · · · · · · · · ·		4	64	++-	-	2	10000 0	7-02	-	+		RI9,56			IMQ,		1%	
		$\perp \perp$	65			2	9000-0	070-01	<u> </u>	-		R19,50	 		114122,	10 44	-110	\vdash
	<u> </u>		66		 - - - - - - - - - -	ļ	-			+					-			
			67	1-1-	\bot \bot	ļ				+			-		 			\vdash
			68			<u> </u>	ļ		ļ	\perp		ļ	-		100	17. 147	r #	
			69			4	3000-		<u> </u>			R44,45,84,85			ΙΟΩ,			\vdash
			70			9	3000-		<u> </u>			R26,37,73,80,93, 104,105,36,69			47 s.			\vdash
			71			2	3000-			_7_		R23,67			33.D.	74W	5%	\vdash
			72			2	3000-			REV	OR_	R15,61	TION			TOWN !		
MBLY TIME	СОМРО	NENT			+ + -	+	REF.	DRAWINGS		REV		DESCRI	TION					
	LEAD SE	PACING			++	\vdash	+											
	1					1	T									+-+		
			-	+	+	+	+									\Box	=	
	1								DATE		L							
			<u> </u>		-+-	DRAW			DATE	L	IST	OF MATER	IAL		оіоп	^	iar	•
						CHECK					ASS	SEMBLY		'		IUI		1
						-1	FACTURING					ENUATOR		-				REV
						1	ITY ASSURANCE	CE +		~	1 I L		JU.	В	0285 -	- 030	∞	R
			DASH NO.	NUMBER	ASSEMBLY	\vdash						MODEL 45	00	CODE		SHE	ET 4	of 7
				I ITEA														


COMMENTS		TOTAL	.UNIT COST]	ITEM	- 25	QUA	NTITY A	ER AS	SEMBLY		P	ART NUMBER	PÅI	RT NAME	REF. DESIGNATION	VENDOR NO.	DESCR	IPTION	TYPE
	-	COST	C081	1	73	-60	-50	_40	-30	-20	-10 4	300	00 - 2200	DES	STOR	R9,42,70,90		220 1/4		1
	-		-	-	74	-		<u> </u>			2.	137	- 2700	RESI	1 -			270	1 5 /*	+
			<u> </u>	ł					<u> </u>	 	 	4		<u> </u>	* -	R32,76			ļ	
· · · · · · · · · · · · · · · · · · ·					75	· .			<u> </u>		8		- 4700	ļ	<u> </u>	R27,33,34,68,77		470		
					76						2		- 1001	L.,		R35,71		ΙK		
					77			-			2		- 1201		_	R40,72		1.2K	-	
					78						1		- 2201		-:	RIOO.		2.2K	-	1
	-				79						4	300	00-3301	٠		R24,43,66,88		3.3K		
•				1	80						1	310	0-4992			.R96		49:9K	·	
			١.,	1	81						2	30	00-6803			Rb, 51		680K	,	
		•		1	82					1	2	300	00-1501	RESI	STOR	R110,111		1.5K 1	4 5%	T
** **				ļ	83															
				1	84						1	400	00 - 0027	CAPA	4C/70R	C70		.005mf	, 100V	T
				1 .	85						16	400	0-0046	· -	+	C17, 25, 32, 33, 49,	53,59,62,65.			4
			•	1	86						6	400	0-0025-10	-	ļ	C15,19,21,47,51		0.1mf,		
			· ·	1	87	-			 		2	430	0-0006			Ć30, C55		1.0.uf,		
				1	88				-		2	400	00-0050			C22,54		.005س		
				1	89				<u> </u>	t	3	420	0-0038		,	C18,50,75		.068M		† :
	-			1	90						4	430	0-0026	CAPA	CITOR	C24, 26,58,61		1521f,		†.
SSEMBLY TIME		COMPO	VENT	i						1			REF. DRAWINGS		REV	DESCRIPTION	ON		WN CKD	APPD
	L	EAD SP	ACING									<u> </u>								
					<u> </u>				├	-		-								
													·	<u> </u>						
				l	<u> </u>					ļ		ļ						\rightarrow		
						4		<u> </u>	٠,	<u> </u>	DRAWN			DATE						L
•						\pm			\dashv		CHECK			DATE	LIST	OF MATERIA	AL L	oiomo	atia.	
				İ	\vdash	+			7		ENGINE				۸۵	SEMBLY				1
						\Rightarrow			\pm		MANUF.		NG			SEMBLY	ے ا	·		
					L	\pm			\exists			Y ASSU			ALLE	ENUATOR B	D. B	0285 -	0300	SEV P
					DAS			MBER		QTY	<u> </u>		+	-+		1,1005; 1,50				
	L			j	NO		N	EXT AS	SEMBL	Y	L		1			MODEL 450	CODE.		SHEET 5	∪+ /


91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 ASSEMBLY TIME COMPONENT LEAD SPACING DASH NO.	COMMENTS		COST	COST] /·	TEM	H
93 94 97 98 97 98 99 100 101 102 103 104 105 106 107 108 ASSEMBLY TIME COMPONENT LEAD SPACING] [91	
94 97 96 97 98 99 100 101 102 103 104 105 106 107 108 ASSEMBLY TIME COMPONENT LEAD SPACING					[[92	
97 96 97 78 99 100 101 102 103 104 105 106 107 108 ASSEMBLY TIME COMPONENT LEAD SPACING DASH					[·	93	
96 97 98 99 100 101 102 103 104 105 106 107 108 10						94	
97 98 99 100 101 102 103 104 105 106 107 108 ASSEMBLY TIME COMPONENT LEAD SPACING						75	
78 99 100 101 102 103 104 105 106 107 108					[96	
39 100 101 102 103 104 105 106 107 108					-	97	
IOO IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 IO8 IOA						78	
ASSEMBLY TIME COMPONENT LEAD SPACING					4	39	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH DASH					[∞	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH DASH					l	01	
ASSEMBLY TIME COMPONENT LEAD SPACING						02	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH					i	03	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH					Ī	04	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH						05	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH					1	06	
ASSEMBLY TIME COMPONENT LEAD SPACING DASH					I	07	
LEAD SPACING DASH					1.	08	
DASH	ASSEMBLY TIME		COMPON	ENT			_
		<u> </u>	20 317	0.110	Ŀ		
		- 1					_
					H		
	•						
	1			1	L		
					E		_
					-		
		ľ			E		_
					F	DAS	-
					Ľ		


COMMENTS	TOTAL COST	UNIT	ITEM	QUANTI 50 -50 -	TY PER ASS	EMBLY	-10	PART NUMBER		PART N	AME	REF. DESIGNATION	VEND	OR NO.	DES	SCRIPTION	1	TYPE
			91		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-20	2	4300-0025	CA	PAC	TOR	C1,84			47m	,6V,	20%	
			92				2	4300-0024	-			C27,57			4.7mf			
1			93				6	4300-0013	3			C2,3, 20, 34,35.			10 uf.			
			94				2	4010-1506	Ì			C80,81			1.5 pf	,50v		
			95				2	4010-3306	,			C23,56			3.3 p.	f . 50'	/ ·	
			96				2	4010-4706	,		-	C28,60			4.7 p			
			97				2	4100-0016				C9,41				,500		
			78				5	4100-0005				C4,14,36,46,71			10.pf			
			99				2	4100-0046				C13,45			12 pf			
			Iω				2	4100-0007	7			CB, 40			22 10			
			101				4	4010-3306	,			C86-89			3.3 P			
			102				2	4000-0052				C29,63			1000			
			103				2	4000-0053				C11,43			4700	f, 20	ΟV	
			104				2	4000-0051	CA	PACI	TOR	C31,64			6804	f,100	жV	
			105				4	4100-0017-	10			C6,38,90,91			3.0			
			106				12	4600-0018	CA	P, VA	R.	C5,7,10,12,16,37,	39 ,42,	44,48	0.8-	6.B.pf	:	
			107				2	4010-0103	CA	PACI	TOR	C83,85.			.Oluf	50V,	10%	
			108				17	2600-0014				K1-17						
BLY TIME	COMPON LEAD SPA	ENT		##				REF. DRAWINGS		REV		DESCRIPTION	ON		DATE	DWN	CKD	APPD
		-		11						+								
			-	+						-	-							
				+ +							<u> </u>							
		į	-				DRAWN		DATE	+						لــــــــــــــــــــــــــــــــــــــ		
		1					CHECKE	D		⊣ Կ		OF MATERIA		-	іоп	\^ti	i C	•
		ĺ					ENGINE	ER		-	AS	SSEMBLY	′			IQI		1
							MANUFA	CTURING		A	TTE	NUATOR	BD.					REV
			DASH	NUMBE	R	QΤΥ	QUALIT	ASSURANCE		1				В	028	5-03	300	R
			NO.		ASSEMBLY							MODEL 4500		CODE		SHEE	160	F 7

ſ	COMMENTS	TOTAL	UNIT	ITEM	-601 -50	JANTITY P	ER ASSEMI	SLY 0 1 -10	PART NUMBER	PART	NAME	REF. DESIGNATION	VENDOR NO.	DESC	RIPTION	TY
				109	- 12	1:		6	7000-0607-1	SET S	REW			#8-3	2	
				110		1.		3	0285-0222	COAX	CABLE					
				111												
Ì			1	112		1		2	6100-0019	SOCK	T,I.C.	J1,2		16 PIN	ī .	
Ī			1.	113											7	
:	•			114				10	7000-0435	TERM.	INSUL	E1-10				
				115												
ſ				116	-			3	7200-0025	MOUSE	TAIL			I" LO	VG	
				117	-									1		1
Ī			1	118				A/R	7100-0017	BU55	WIRE			22 G	۸.	\top
Ī				119		1								1		\top
1				120				3	6000-0003	CONN.	BNC			†		\top
				121					0285-0223-20	SUPPO	RT, BNC			ALUM.	CASTIN	VG
1				122		1		3	7000-0007	WASHE	R, BNC			BLACK		
Ī			1	123				3	7200-0039	TY WRAF	MARKER					
ſ				124												T
ſ				125				A/R	8300-0030-10	TAPI	<u> </u>	C18,C50,C75		DOUB	LE STIC	:KY
				126												
Ī	ASSEMBLY TIME	COMPO	NENT	1 \square		$oxed{\mathbb{H}}$		\pm	REF. DRAWINGS	R	V	DESCRIPTION	ON	DATE	DWN CK	D A
1		LEAD 3	ACING	1 🖂	\dashv	+-		+-								+-
					+	4										
Ì					二二	$\downarrow =$										\perp
					7			DRAW	1	DATE	LICT	05.44.550.4				
.	ŧ.				#=			CHECK	ED			OF MATERIA	`L		otic	חר
ľ	·				#=		\dashv	ENGIN				SEMBLY	l	J. () 1	WII.	<i>7</i> : :
					#=		=		ACTURING TY ASSURANCE		ATTE	nuator e	3D B	0285	026	
		i		DAS		UMBER	QT		T ASSURANCE	i			101	0200	-050	$\boldsymbol{\omega}_1$










·		(TOTAL	UNIT			OUANTITY	PER A	SSEMBLY		τ		1			• •			т			,
** COMMENTS	+	TOTAL	UNIT	ITEM	-60	QUANTITY -50 -40	-30	-20			PART NUMBER	+	PART NA	MŁ	REF. DESIGNATION	VENDOR	NO.	DES	CRIPTION	<u> </u>	TYPE
	+			1.	+		+-	+		0.	285-0062	+-	P.C.B.					<u> </u>			FAB
	+			2			+	+		-		+			<u> </u>					•	-
	+-	-		3	+	-	+-		2	70	00-0120	EU	ECTO)K					-	•	-
	+-			5	-	+-	+-	+-	3	10	00-0105	 			54 (4.08			74	5 00	•	+
	+	 		-	\rightarrow	+	+	+	3	10	-0109	 	1.C.		5A,6A,9B			74 6			+
***	+	 		6		-	+-	+	2	-	-0110	+			108,170			74 LS			+
	+-	-	-	8	-+	+	+-	+	2	├			\dashv		9A, 11C			 			
	1	 	\vdash		-		+	+-	٦	+-	-0216	+	+		1			74 4			+
	+			9			+-	+	5	-	-0347		+		1A			741			+
:	╁	-		11	\vdash	+	+-	+	t —			 	+		2A,3A,4A,40,5D			<u> </u>	S 112		
	+-	-		12	-	+	+	-	1	-	-0068	-	+		I3A			+	2 6.5		-
	+	·. ·		13	-	+			1	ļ	-0125				12A		<u> </u>		5 161		1.
	+	-		14		\dashv	+	+	4	-	-0267		+		†			1			+
	+	 		15	\vdash	-		+	7	-	-0240	 	+		68,78,118,30 60.80,100,110,130			T	<u>5240</u>		+
	+			19	\vdash	\dashv	_	+	1	├	-0268	 	\pm		9C			T	<u> </u>		
	+-			17		_		+	 	-	-0309	 	+		8B			•	S 260		+
	+-	-		18	H	+	+-	+	2	18	00-0111	'	I.C.		7A.15C				S 20		+-
MBLY TIME	十	COMPO	ENT			#	#	#		<u> </u>	REF. DRAWING		REV	30.1	DESCRIPTION	N	74	DATE	DWN	CKD	APPD
	H	EAD SP.	ACING			_	+	+-	1	-			#	REV	ISED PER ECO N ISED PER ECO N	A 380	7.0	3/3v/c	Mω	DGG	7/29/83 7/29/83
							#						K		SED PER E CO			2298	170	Déul	431/23
							\pm									- : -					
				_	H			<u> </u>	DRAWA	<u> </u>	7	DATE		<u> </u>		т			Li		ــــــــــــــــــــــــــــــــــــــ
			ĺ		士				CHECK	2.K	SOZEIT &	A-DATE	L		OF MATERIA	YL	-	оіоп	not	io	n .
					上				ENGINE	ER			İ		SSEMBLY				M		
									MANUE	ACTU	RING	1-11-82	١ (SPIB	, INTERFACE						REV K
				DAS	н	B5- OC NUMBER		QTY	QUACT	S	SURMINCE /	111-82	L		 		В	0285		= =	
				NC		NEXT	ASSEME	LY	1				<u> </u>		MODEL 450	٥ ٥	ODE		SHE	ET	OF 4


	TOTAL COST	UNIT
\top		
+		
\perp		
1		
+		
+		<u> </u>
1		
	COMPONEAD SPA	IENT ACING
i		
		COMPON


ITEM	QUANTITY PER	ASSEMBLY	T -10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TY
19		1 20	4	1800-0115		I.C.	11A,14C,17B,18C		74 LS 74	Г
20			3	-024		1	16A,17A,18A		74 (5 191	
21			4	-023	1		16B,3C,4C,7C		74 LS 273	
22			1	-010	7		160		74 45 04	Г
23			1	-010	6		160		74 45 02	F
24			ı	-018	2		170		74 6 107	Γ
25			1	-022	1		188		74 LS 160	
26			ı	-029	3		138		74 LS 374	
27			1	Y -034	3		<i>3</i> B		8251 A	
28			1	1800 -034	4		5 B		82538	Γ
29			1	1800-0188	3		10A		74LS30	Γ
30			1	1900-001	3		128		NE 5018	
31										
32			1	1800-033	7)		14 B		7681	
33				1 800-035	4		180		74 LS 122	
34			1	1700-0101		•	18		1488	L
35			1	1700-0102	2	I.C.	IC		26 LS 32	Ι
36			4	1800-0193		1.	60,70,80,90		74LS 138	
				REF. DRAWIN	IGS	REV	DESCRIPT	ION	DATE DWN CKD	AP
			<u> </u>	ļ — — — — — — — — — — — — — — — — — — —						_
	+++		-			\vdash				
-										
		<u> </u>	DRAW	S. RODEIL	DATE 9-10-81	115	T OF MATERIA	A.L .		
			CHECK	D	J .0 5.	1		`` t	oiomatior	7
			ENGINE	ER ACTURING		1	ASSEMBLY,			•
		1	l l	Y ASSURANCE		GPIB	INTERFACE E	B B	0285-0060	R
DASH NO.	NUMBER NEXT ASSE	QTY	1		 	_	MODEL 450		SHEET 2	┸-


COMMENTS	TOTA COS	T COST	ITEM _	QUANTITY PER 50 -50 -40	-30 -20	-10	P	ART NUMBER		PART NAME	REF. DESIGNATION	VENDOR	NO.	DESC	RIPTION	TYF
			37			10	30	00-4701	RE	SISTOR	R1,2,6,7,8,10,			4.7 K*	₩,5	°/ ₀
			38			3		-2701			R4,12;23			2.7K	1	
			39			1		-2200			R14			2200		
			40			ı		-4706			R9			47n		
			41			1		-2201			RII			2.2 K		Π.
			42			1		-3300			RIB			330a		
			43			LL.		-5106			RIG			51a		
			44			1	1	-8202			RIT			82K		\coprod
			45			L	30	00 -13:03			R26			130K	1/4w,5	%
			46			2	30	50.7506	RE	SISTOR	R24,25			75n ,		
			47			ì	300	1001-00		11	RZT			1K . 1		
			48			1	33	00-0024	RE	5.,VAR.	R5			IOK,		
· ·			49			29	40	10-0103	CAF	PACITOR	R5 C1-5,7-11,20,22, 25-30,32-37,39-41,			£ىر 01.	,50V	
			50							4						
			51			10		- 0331			C6,46-53,60			330 p	f,/001	/
•			52			1		-0560			C24			56 pf	,100	V
• .			53			2	40	10-0102-10	CAF	PACITOR	C23,58				of, 100	
			54					DEE DOMINIO								
MBLY TIME	COMPO	ONENT PACING						REF. DRAWINGS		REV	DESCRIPTIO	N		DATE	DWN CK	D APP
•				+-+-	+-	-	_							+-+	-	+-
• •	}	1	F											+		-
•		1			T	DRAWN	20	و ينعدن	DATE IO 81	LIST	OF MATERIA					
					+	CHÉCKE	D. C	<u> </u>	10.01				h	iom	atic	חמ
	1				\mp	ENGINE	_				SSEMBLY,			. •	J	
•					#=	MANUF/ QUALIT		i_		GPIB	INTERFACE B		В			REV
•		. 1	DASH	NUMBER	QTY	QUALIT	1 ASSU	MANCE				L'	D	0285) K

			-			+	+			 		1025 1 2001 0 10	+
			47			1	3000-100		11	RZT		1K, 1/4w 5%	}
••			48			1	3300-002	4 RE	S.,VAR.	R5		IOK TURN	
			49			29	4010-0103		PACITOR	C1-5,7-11,20,22,		.01 mf, 50V	
			50		1	 	70,0103		71104	Harte Co. Straff		. υι μτ, 300	_
1		 	51	+++		10	1		-	 		220 5 122 1	\vdash
	·	 		++++	+	10	- 0331			C6,46-53,60		330 pf,/00 V	
		 	52	+-+-+		1	-056			C24		56 pf , 1000	L
			53			2	4010-0102-	10 CA	PACITOR	C23,58		1000 pf, 100V	L
			54									,	
	ASSEMBLY TIME	COMPONENT LEAD SPACING				<u> </u>	REF. DRAWING	GS	REV	DESCRIPTION		DATE DWN CKD	APPD
•		LEAD SPACING	-	+ + -		+							
				+-+-		+	 		 				
					┼	DRAWN	K.Rusu	3. 10. 81	LIST	OF MATERIAL	1	• 1•	
		· .				CHECK			1	SSEMBLY,		piomation	1
					 	ENGINE	ACTURING		1		- 1	_	
						i	Y ASSURANCE		L GPIB	INTERFACE BD.	В	0005 0010	REV
	• •	1:	DASH	NUMBER	QTY	1	. ASSUMANCE			T		0285-0060	
	<u> </u>	<u> </u>	NO.	NEXT ASSEM	IBLY	Щ.		L	1	MODEL 4500	CODE	SHEET 3)F 4
	•												
- y 1	•												
		Tropa Laura		Allahima e	4000110. ·	,				,			
	COMMENTS	TOTAL UNIT COST COST		QUANTITY PER 50 -50 -40 -	ASSEMBLY 30 -20	-10	PART NUMBER		PART NAME	REF. DESIGNATION V	ENDOR NO.	DESCRIPTION	TYPE
			55				4300-001	3 CA	PACITOR	C54		10 mf 10 U	
			56			2	4300-00/	5 CA	PACITOR	C 55,56		15 mf	
			57		T	1	4300-0012		PACITOR	C 57.		2.2 mf 35 V	
			58			В	4010-0221		PACITOR	C12-19		220pf 100V	
				+++	_	1	<u> </u>	+					-
			59	+++		<u> </u>	1000-000		DIODE	CRI		IN 4152	
ļ		 	60	+		2	1100-002	7 0	Baala	CR2,3		IN 4744	
			61	+		↓							↓
ļ	·		62			1	3700-008	8 RE	S PAK	RPI		3K/6.2 K,8 PIN	SIP
į			63			3	-005	ام	A 1	RP 2,3,4		1802 , 8 PIN	
			64			<u> </u>	-008			RP 5		2.7 K , 8 PIN	
l			65	+++	+	7		_ [PR6-11,14		Ī	
		++-+				1 -	1 -004			 		3K/6.2K,10 PIN	
		-	هاه)	+++		2	3700-007		ES PAK	RP12,13			SIP
			67			/	5100-0001	_+	USTAL.	41		SMHZ	_
			68			1	6/00-0151	200	LKET	38	<u>.</u>	28 PIN DIPLP	
ļ			69			1	6100-0136		11	128		22 PIN	
1			70	111		2	6100-0122	Soc	KET	148,58		24 PIN DIPLP	
			71	+++		10	0285-0311		ST POINT	TP1-10		, , ,	
1		 	72	+++	+-	1,0	10202 0271	+'-		 			-
į,	ASSEMBLY TIME	COMPONIENT	15		\pm		REF. DRAWING	GS	REV	DESCRIPTION		DATE DWN CKD	APPD
	NOOLWIDE! TIME	COMPONENT LEAD SPACING	EF	+					1				
				+	1								
- 1			-		-	<u> </u>	 						
			口	 	1	-							
,	\$		-			DRAWN	S. RIDELL	DATE	1	0.5.4.4			
:						CHECK	S.KLOFIL	DATE 9.10.81	y LIST (OF MATERIAL	h	oiomation	-
1			_			ENGINE		 	- A:	SSEMBLY,			ı
į.					ļ	MANUF	ACTURING	 	GPIB.	INTERFACE BD.			TREV
						QUALIT	TY ASSURANCE	l	1 '	•	В	0285-0060	KEV
			DASH NO.	NUMBER NEXT ASSEM	QTY IBLY	十一		 -	 	MODEL 4500	CODE	SHEET 4	
	<u> </u>			L HEAT ASSEM				L	1	- 1		-	









· · · · ·
ASSEMBLY
ASSEMBLY


						-			•	_		• ••			
COMMENTS	Γ-	TOTAL	UNIT	ITEM -		ANTITY PER			PART NUMBER-	1	ART NAME	REF. DESIGNATION	VENDOR NO	DESCRIPTION	TYPE
	\vdash	cost	COST	7	-60 -50	40 -3		10 /	0285-0057	PW		!			
*	-			2	+.			1	1800-0342	1	<i>I,</i> C	70		8272	
		_		3					1800-0257	,	1	100,110		2//4-AL-4	+
	Ŀ			4	+-	+ +	++-		7808 003.	 	+	1.50/1.0			+
	١.		\vdash	-	+-	+	+	-		-		1.00		6.174.04	+
#	_			5	-		 	/	1800-0005		<u> </u>	IOA	•	5N7404	+-
		<u> </u>		6	\rightarrow		-+	2	-0311	<u> </u>	·	2E, 4E		SN7438	
	L.			7		-	- 	3	-0107	+		3E, 9C, 13A		SN74LS04	
		<u> </u>		8				_	-0123	<u> </u>		60		SN7.4LS/4	1
				9				/	0105			7B .		SN74L500	_l
				10				1	-0100			128	-:	SN74L502	-
				11				1	-0109			130		5N74L508	
				12			á	2	-0275	:	-	12C, 14C		5N74L521	٠
		· ·		13				,	-0816			118		SN741532	-
		•		14			1 4	+	-0115	1		68,7C,/38 6A	·	SN74L574	T
	_	<u> </u>		15		1		3	-0125	-		BC, IIA, IZA		SN74L5/6/	1
	-		-	16	+		11.	1	-0213	1		88		SN74L5157	†:
				17			11.	,	-0357			98		SN74L5629	1
	-	!		18	+	+	+ + + .	· 1	1800 -0121	1	I.C.	5E		SN74LS175	<u> </u>
ASSEMBLY TIME	-	COMPON	ENT		二二				REF. DRAWING	s	REV	DESCRIPTION	ON	DATE DWN CKD	APPD
		EAD SP						_			B PR	OTOTYPE OT REL ERN *: USED PER E CO =	22	1986/81 K. 1-7-82 B.H.	
			Ì	-	+-	+-+	\rightarrow					ISED PER ECO =		3-1082 JWC 27	+ -
			-	-	-+-	+-+						SED PER ECO # 2		6-782 RE SW	1
'											G REV	ISED PER ECO# 2	744	10.782 62 COM	1
											G PRO	D.RELEASED PER	ERN. 02	88 11-4-82 DLW4 -	-
			1			and the second and	DR	NWA	RGIUS	DATE 17/31	LICT	OF MATERIA	N. 1		
•			İ				CH	ECKE	0	1/01	LISI	OF MATERIA	AL .	biomatio	.
					+		1	IGINE			FLOR	PPY DISK IJF			1.1
				-	+		+		l		PNB	•		,	
					+-		MA	NUE	ACTURING	141-82	, ,,,,		<u> </u>	T	REV
	1					5-0135	/ Qu	MU		14.72			В	0285-0055	7
			ĺ	DASH	_ ^	UMBER	1 0	L , , ,	Care 1			MODEL 4500	1000		
	1		- 1	NO.	1	NEXT ASSEM	IBLY Ì		l			MODEL 4000	CODE	SHEE! 7	Ur 4

COMMENTS	TOTAL	UNIT	ITEM		QUANTITY	PER ASSEMBL	Υ	Ι,	PART NUMBER	T	PART N	AME	REF. DESIGNATION	VENDOR N	NO.	DESC	CRIPTION	 N	TYPE
	COST	CUSI	19	-60	-5∪ -40	-30 -20	-10	 	00-0217	+	<i>I.</i> C		GE				4 LS/5		\vdash
	- - - - - - - - 	+	20				1,		-0267	+	-		60			5N74	4LS2	40	
<u> </u>		+	21				2	\vdash	-0193	†	十		110,140				4LS13		
		+	22	\vdash	_	 	3	\vdash	-0134	+	+		100,130,150				4LS/9		
		+ +	23	\vdash			4	 	-0240	+	-		8D,11E,12E,12D				4152		+
		+	24			<u> </u>	+;	 	-0268	+	+		9€			5N7	4L52	45	\vdash
		+	25	+			1	╁╌	-0298	+	+		10€				4153		+-
		+-+	26				1,	18	300-0190	+	\dashv		74			SN7	4151	74	†
		 	27				2	18	00-0322		<u></u>		9D.,8A				7621		+
			28	-			1	+	00-0109	+			91				350K		_
-			29	++			1	 	200-0016	INS	الد الدكة	TOR	G.1						1
			30	•	_		†	ļ					1						
			31						-										
-			32				_			1									\top
			33				6	6	400-0039	1 250	D, A	RED	DS1-6						
			34				1	51	00-000	CR	YSTA	ا لـ	Y1			вмн;	Z_		T
			35				,	ے.	100-0123	50	KE	т	מדא			40 PI	N		
			36																
ASSEMBLY TIME	COMPO LEAD SE								REF. DRAWING	S	H J SEV	REV	DESCRIPTION USED PER ECO 3	310		5/24/93	MW	CKD Dewly	5.258
			E																-
•							DRAWN	ERC ED	5/1/5	DATE ////	ı		OF MATERIA	_	h				
·							ENGINE		RING			FLO	PPY DISKIJ B				<u> </u>		
					NUMBER		QUALIT	Y ASS	URANCE		1			В	3	0285-	205	5	REV
			DAS		NUMBER NEXT A	QTY SSEMBLY	+						MODEL 4500	coi	DE		SHE	ET 2	or 4

COMMENTS		TOTAL	UNIT		ITEM	60 1	QUAN	TITY PE	R ASSEMBL	7 -10	PA	ART NUMBE	2	PART NA	ME	REF. DESIGNATION	VENDOR N	o .	DESC	RIPTIO	N	TYPE
		CUSI	COST		37	-60	-50	-40	-30 -20	2	+	00-012		CKET		X84,X9D	 		6 PIN			T
	-				38	-+			+	. 2	610	20-015	, 5	CKET		XIOD, XIID		١,	8 PIN			
	-		-		\vdash	-	-		-+-		0,0	0-015	6 30	JUNE		2100,2110	+	+'	D FIN			-
					39	•	-	-		+	₩-						 	+				-
	_	٠.			40		•	.			<u> </u>						1					_ ′
		٠.		•	41	.	. 1						ľ					j				
• .					42		• 1	•		7	300	00-470	11 86	3/570	R	R7,8,9, 11-14		4	1.7K /	دساي	5%	7
		-			43	i		$\neg \uparrow$		T -	1							十				
,	-		-		44	+		$\neg +$		6	300	00-100	2 85	5/57		R-6	 	1,	ار ما		5%	1
			-		-+	-	. +	-+		+				3/3/	•~		+	-				
				·	45					-	1		_	[-			-	+				•
					46		-	- 1	+	1'	$\downarrow \downarrow \downarrow$	-150	0			R16	ļ ·		0, 14	w, <u>s</u>	5%	ļ.,
					47													.				
				•	48					3	*	-100	,			210,15,17		1,	x, 14	w, s	5 %	
					49	1		-	1	.				·								
					50	1							1					一				
			•		51	\dashv				/	370	∞ <i>-∞</i> :	=2 PE	S PAI	,	RPI	<u> </u>		80 A	341	24	
**					┝┷	-	\dashv			+	 								K/6.2			,
					se		_			3	+	00-004		PACK		RP2-,3,5	 	_				
					53					1	↓	00-003				R/8		٤	00 R			Ь
				١.	54	4	_	_		/		35-02C		A7 SI	<u> </u>				15355 1	51461		
Y TIME .		COMPONEAD SPA	ENT									REF. DRAW	NGS	REV		DESCRIPT	ION		DATE	DWN	CKD	APPD
		EAU ST	·		\vdash	+	-			-				+					+ +			
								[\perp			
.*	٠					\dashv			-	-	 			 					+			
											L											
					<u> </u>	+-			-	DRAWN	ERG	INS	DATE 1/7/81] [IST (OF MATERI	AL	١. •		_ 1	• _	
			-			丰				CHECK			<u> </u>	1		PPY DISK I		OI	OM	Q T	101	٦
					<u> </u>	+				ENGINI	ACTURI	NO.	ļ		-LU PW B		~					
						\mp				1	TY ASSU				~2		D	T_	285-	~~		REV
•					DASI		NUN		QTY	QUALI		KANCE							200-			
					NO.	Г	N	XT ASS	EMBLY	1			1	1		MODEL 450	O COD	Ē		SHE	ET 🍮	OF 🎸

		:	ļ.,		40	+ +	$\stackrel{\cdot}{\longleftrightarrow}$	- +		-					<u> </u>		
4.		- 1	٠.		41		. [ľ					i i
•.	•	-			48		• •	•		7	3000-470	AC.	SISTOR	R7,8,9, 11-14		4.7K 1/4W	,5%
			+ :		43	+ +		-		·		 			-	1	-
			 	<u> </u>	+ →	+ + +		-		+	1	+					
			ļ	١	44					6	3000-1000	RE	5/5/70R	RI-6		100 a, 1/4 W,	5%
				•	. 45						1 1		4				
•	·				40				-	1,	-1500	,		R16		150, 14W,	5%
•	<u> </u>		+	ļ	1 ·	+ . +	\rightarrow		-+,	+	/224	-		1.5	 	55, 1117	
		<u> </u>	ļ		47	+ - +				-	<u> </u>				ļ .		
			<u> </u>		48		<u>l</u>		!	3	-1001		<u> </u>	210,15,17	• `	IK, 14W,	5%
					49	,	. [1						T		
		-	+	-	1 —	+-+		. — —		+		_			 		
• .			ļ	<u> </u>	50	++			_	-	-						
			<u> </u>		51	1 1				/	3700-005	2 RES	PACK	RPI		680 A . 3N	12%
					56	•				3	3700-0049	RES	PACK	RP2-,3,5		3K/6.2K	10 PM
					-	. 1				1	3300-003	7 20	-	R18	 	500 B	
	·		 	-	5	+	\rightarrow		_	+-	 			270	ļ	1.500 36	
				<u> </u>	59	+	\rightarrow	-	_	+′-	0285-0205		AT SINK	DECODIO	<u></u>	DATE DIVIN	T CKD ADD
	ASSEMBLY TIME		COMPON	ENT	1 🗀		\dashv			_	REF. DRAWIN	G5	REV	DESCRIPTI	UN	DATE DWN	CKD APP
			LEAU SPA	ACING	┥. ├─	+ +	$\overline{}$										
	1.				<u> </u>	+				<u> </u>			1				
	1																
					·	+	\dashv				-		 	· · · · · · · · · · · · · · · · · · ·			+
٠.					-	+++			+	DRAW	1	DATE	<u> </u>				
	1				.	+	-		†	CHECK	ERGINS	DATE 1/7/81	LIST	OF MATERIA	٩L	hiana	lia-
	1.			÷		\equiv			1	ENGIN		<u> </u>	FIR	PPY DISK IJ	IF	biomat	
	1				-	+			+	·		<u> </u>	i .	-	·		
	1					\perp				1	ACTURING	L	PWE	,	ŀ	D 000= ==	55 B
					DA	SH	NUM	IBER	QTY		TY ASSURANCE					B 0285-00	
	Ľ					ö. -		EXT ASSE		_				MODEL 4500	2	CODE SH	EET_3 OF 4
•		:															
	COMMENTS		TOTAL	UNIT	ITEN	-60	QUAN	TITY PER	ASSEMBI	.Y -10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDO		
	COMMENTS		TOTAL	UNIT	ITEM		QUAN -50	TITY PER	ASSEMBI 30 -20	Y -10 2	PART NUMBER 4400-003		PART NAME	REF. DESIGNATION	VENDO	OR NO. DESCRIPTION	
	COMMENTS		TOTAL	UNIT	·		QUAN' -50	TITY PER	ASSEMBI 3020		 	CAF			VENDO		F 15V
	COMMENTS		TOTAL	UNIT	55		QUAN'	TITY PER	ASSEMBI 30 -20	2	4400-003	CAF		C40, C45	VENDO	ELECT IQUE	F 15V
	COMMENTS		TOTAL	UNIT	55 54 57		QUAN -50	TITY PER	ASSEMBI 30 -20	/	4400-003 4300-0013 4000-0025	G CAF	PACITOR	C40, C45 C47 C48	VENDO	ELECT IQUE ELECT IONE CERRIC OI	15V 10V
	COMMENTS		TOTAL	UNIT	55 54 57 58		QUAN' -50	TITY PER	ASSEMBI 30 -20	/	4400-003	G CAF		C40, C45 C47	VENDO	ELECT 10MF	15V 10V
	COMMENTS		TOTAL	UNIT	55 54 57		QUAN' -50	TITY PER -40 I -	ASSEMBI 30 -20	/	4400-003 4300-0013 4000-0025	G CAF	PACITOR	C40, C45 C47 C48	VENDO	ELECT IQUE ELECT IONE CERRIC OI	15V 10V
			TOTAL	UNIT	55 54 57 58		QUAN'-50	TITY PER -40 -	ASSEMBI 30 -20	/	4400-003 4300-0013 4000-0025	CAPA	PACITOR	C40, C45 C47 C48	VENDC	ELECT IQUE ELECT IONE CERRIC OI	10V : 10V :
			TOTAL	UNIT	55 54 57 58 59		QUAN'-50	TITY PER -40 -	ASSEMBI 30 -20	2 / / 44	4400-003 4300-0013 4000-0094 7011-1632-0	CAPI	PACITOR	C40, C45 C47 C48	VENDO	ELECT IONS ELECT IONS CERRANCOOL #46-32×1	15V 10V 14 14
			TOTAL	UNIT	55 56 57 58 59 60		QUAN'	TITY PER -40 -	ASSEMBI 30 -20	2 / / / 44 44 4 2	4400-003 4300-0013 4000-0044 7011-1632-0	CAPA B SCR	PACITOR ACITOR EW REW	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1046 CERRANC 0.01 ## 6-32 x 1/ #6-32 x 1/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59		Quann-50	TITY PER -40 -	ASSEMBI 30 -20	2 / / 44	4400-003 4300-0013 4000-0094 7011-1632-0	CAPA B SCR	PACITOR ACITOR EW REW	C40, C45 C47 C48	VENDO	ELECT IONS ELECT IONS CERRANCOOL #46-32×1	15V 10V 14 14
			TOTAL	UNIT	55 56 57 58 59 60		QUAN -50	TITY PER -40 -	ASSEMB130 -20	2 / / / 44 44 4 2	4400-003 4300-0013 4000-0044 7011-1632-0	CAPE CAPE	PACITOR ACITOR EW REW	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1046 CERRANC 0.01 ## 6-32 x 1/ #6-32 x 1/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	TITY PER -40 T -	ASSEMBI 30 -20	2 / / 44 44 2 2 2	4400-003 4300-0013 4000-0025 4000-0044 7011-1632-0 7011-1632-	CAPI	PACITOR ACITOR EW REW	C40, C45 C47 C48	VENDO	ELECT 10.45 ELECT 10.45 CERRANC 0.01 CERRANC 0.01 # 6-32 x y # 6-32 x y	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	TITY PER -40 T -	ASSEMBI 3020	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	TITY PER -40 -	ASSEMB130 1 -20	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN	YITY PER 40 -	ASSEMBING	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN	AO -	ASSEMBIN	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	AO -	ASSEMBI 30 -20	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	TITTY PER 40 I	ASSEMBI 30 -20	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	TITY PER 40 -	ASSEMBI 30 -20	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	15V 10V 14 14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN'	TITY PER 40 -	ASSEMBIN 330 -20	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN -50	TITY PER 40 -	ASSEMBIN	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	14
			TOTAL	UNIT	55 54 57 58 59 60 61		QUAN -50	TITY PER 40 -	ASSEMBIN	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	CAPI	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48	VENDO	ELECT 1044 ELECT 1044 CERRANC 0.01 # 6-32 x 1/ # 6-32 x 2/ # 6-32 x 4/	14
					55 54 57 58 59 60 61		QUAN DE LA COMPANIA DEL COMPANIA DE LA COMPANIA DEL COMPANIA DE LA	TITY PER 40 -	ASSEMBIN	2 / / 44 4 2 2 6	4400-003- 4300-0013 4000-0085 4000-0084 7011-1632- 7011-1632- 7070-1632-	B SCR SCR WA LOC	PACITOR ACITOR EW STEW SHER	C40, C45 C47 C48		ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	14
			TOTAL COST COMPOND	ENT	55 54 57 58 59 60 61		QUAN PARTIES OF THE P	TITY PER 40 -	ASSEMBIN	2 / / 44 4 2 2 6	4400-003: 4300-0013 4000-0085 4000-0044 7011-1632-0 7011-1632-1 7080-1006-6	B SCR SCR WA LOC	PACITOR ACITOR EW REW ST SHER CK WASHER	C40, C45 C47 C48 C1-39, 41-44, 46		ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	F 15V F 10V U U U U U U U U U U U U U U U U U U U
			COMPON	ENT	55 54 57 58 59 60 61		QUAN PARTIES OF THE P	TITY PER 40 -	ASSEMBIN	2 / / 44 4 2 2 6	4400-003: 4300-0013 4000-0085 4000-0044 7011-1632-0 7011-1632-1 7080-1006-6	B SCR SCR WA LOC	PACITOR ACITOR EW REW ST SHER CK WASHER	C40, C45 C47 C48 C1-39, 41-44, 46		ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	F 15V F 10V U U U U U U U U U U U U U U U U U U U
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN'	TITY PER 40 1	ASSEMBIN	2 / / 44 4 2 2 6	4400-003: 4300-0013 4000-0085 4000-0044 7011-1632-0 7011-1632-1 7080-1006-6	B SCR SCR WA LOC	PACITOR ACITOR EW REW ST SHER CK WASHER	C40, C45 C47 C48 C1-39, 41-44, 46		ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	F 15V F 10V U U U U U U U U U U U U U U U U U U U
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN'	TITTY PER -40 -	ASSEMBING 300 -200	2 / / 44 4 2 2 6	4400-003: 4300-0013 4000-0085 4000-0044 7011-1632-0 7011-1632-1 7080-1006-6	B SCR SCR WA LOC	PACITOR ACITOR EW REW ST SHER CK WASHER	C40, C45 C47 C48 C1-39, 41-44, 46		ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	F 15V F 10V U U U U U U U U U U U U U U U U U U U
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN'	TITY PER 40 1	ASSEMBING 300 -200	2 / / 44 2 2 2 6 4	4400-003 4300-0013 4000-0044 7011-1632-0 7070-1632-0 7083-1006-0	B SCR B	PACITOR ACITOR EW REW ST SHER CK WASHER	C40, C45 C47 C48 C1-39, 41-44, 46		ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	F 15V F 10V U U U U U U U U U U U U U U U U U U U
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN'	TITY PER 40 1	ASSEMBING 300 -200	2 / / 44 2 2 2 6 4	4400-003 4300-0013 4000-0044 7011-1632-0 7070-1632-0 7083-1006-0	B SCR SCR WA LOC	PACITOR ACITOR EW REW SHER CK WASHER	C40, C45 C47 C48 C1-39, 41-44, 46 DESCRIPTION	ON	ELECT IQUIS ELECT IQUIS CERRANC OI. CERRANC O.OI # 6-32 x y # 6-32 x y # 6-32 x y # 6-32 m lo	CKD APF
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN'	TITY PER 40 -	ASSEMBING 300 -200	2 / / 44 2 2 2 6 4	4400-003 4300-0013 4000-0085 4000-0044 7011-1632-0 7070-1632-0 7083-1006-0	B SCR B	PACITOR ACITOR EW REW SHER CK WASHER REV	C40, C45 C47 C48 C1-39, 41-44, 46 DESCRIPTION	ON AL	ELECT IQUIS ELECT IQUIS CERRANC OI. CERRANC O.OI # 6-32 x y # 6-32 x y # 6-32 x y # 6-32 m lo	CKD APF
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN TO THE PROPERTY OF THE PR	TITY PER	ASSEMBING 300 -200	2 / / 44 2 2 2 6 4	4400-003 4300-0013 4000-0044 7011-1632-0 7070-1632-0 7083-1006-0 7083-1006-0	B SCR B	PACITOR ACITOR EW REW SHER CK WASHER LIST FLOR	C40, C45 C47 C48 C1-39, 41-44, 46 DESCRIPTION	ON AL	ELECT 10MF CERRAC OI. CERRACO.O. # 6-32 x y # 6-32 x y # 6-32 x	CKD APF
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN TO THE PROPERTY OF THE PR	TITY PER	ASSEMBING 300 -200	2 // // 44 2 2 2 6 4 4 DRAWN CHECK ENGINE	4400-003 4300-0013 4000-0044 7011-1632-0 7070-1632-0 7083-1006-0 7083-1006-0	B SCR B	PACITOR ACITOR EW REW SHER CK WASHER REV	C40, C45 C47 C48 C1-39, 41-44, 46 DESCRIPTION	ON AL	ELECT 10.45 ELECT 10.45 CERRAC 01. CERRAC 0.01 # 6-32 x y # 6-32 x y # 6-32 x y # 6-32 m DATE DWN	CKD APF
	ASSEMBLY TIME		COMPON	ENT	55 54 57 58 59 60 61		QUAN'		ASSEMBING TO THE PROPERTY OF T	Z // // 44 44 2 2 44 44 DRAWN CHECK ENGINE MANUF	4400-003 4300-0013 4000-0044 7011-1632-0 7011-1632-1 7080-1006-0 7083-1006-0	B SCR B	PACITOR ACITOR EW REW SHER CK WASHER LIST FLOR	C40, C45 C47 C48 C1-39, 41-44, 46 DESCRIPTION	ON AL	ELECT IQUIS ELECT IQUIS CERRANC OI. CERRANC O.OI # 6-32 x y # 6-32 x y # 6-32 x y # 6-32 m lo	CKD APF

COMMENTS	TOTAL	COST	ITEM	601	QUANT	TY PER	ASSEMBL	Y 1 –10		PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DE	ESCRIPTION	N .	TYF
	1 0051	1					<u> </u>	1	\log	285-0290	7-01	COVER						Г
			2	_				1	Ī	1-0291	Low	ER LOUER						Γ
			3					11	Т	-0292-1		E BRACKET						Г
			4	1			1	11	T	-02922	510	BRACKET .			1.		-	Γ
			5					1		-0293	-	R PUL						Г
			6					1	Τ.	-0294	FNT	PML			1.			
			7	7				1		- 0295	حد	MP						Γ
			8					11	OZ'	85 - 03 0 S	CAG	LE ASTY						Ļ
			9	T				4	700	D-0243-1	HDW	R RUBBER	BUMPER 9/16					
			10					1	75	500-000								
			11					A/R	72	200-0044	FLEX	GROWMET -2 ROLL		·	560	LONG	;	
			12										,					L
			13					1								٠		L
			14														<u> </u>	L
			15				_		$oxed{}$		1							L
			16					1	L					<u>:</u>		<u> </u>		L
			17						L		↓					· 		L
			\vdash	_	_			+	╄	REF. DRAWING	<u></u>	REV	DESCRIPTI	ON	LDAT	E DWN	I CKD I	Ļ
SEMBLY TIME	COMPOI LEAD SP		Ħ	1	=	#			E			A PILO	TKEL PER ER SED PER ECO N ED PER ECO # 36	1/ 1/2 22 0 2546	7.14	BE MW	165	
		1		#	#	#	1	1	I			,						_
				_				1_								#		_
				1			Ţ <u></u>	DRAW		MUDELL	20ATE	LIST	OF MATERIA	A1				
				‡				CHECK	ED 2	>6W	<i>)-14-8</i> 3 -6-58		PPY ASSY	`	bior	nat	ΪΟΓ	1
				\pm				MANA	act.		16/04	TOP	A559	<u> </u>	0000			Ā
		1	DAS		SS-C		QTY	100	DIA9	SUMANCE)	1/6/83			В	0285	-02	76	



DWG. NO. 0285-0003 DWN CHKD DATE ZONE REV ECO# 53 WIRE LIST AND DETAIL 2 D WIRE LIST. WIRING LIST (20 AWG WIRE) 53-1 53-2 53-3, 53-4 53-5 E66 E65 WIRENO FROM 70 DESCRIPTION BRN RED OLG YEL EI PS. EZ E? E4 E5 53-6 E2 E3 E4 E63 E64 53-7 E68 KEYSLOT THIS SIDE. E78 E90 E11 E13 E15 TOGGLE SWITCH VION BRED PEL LI BRED BRED BRED BRED E14 E6 E7 53-8 E67 REAR VIEW E13 E9 E10 E11 E16 P.S. P.W.B. SI-I HEAT SINK 16 EIS FILTER BD. ETO P.S. PWB VIO CR35 (-)
'' (-)
'' (+)
'' (R) EZO P.S. P.N.B. VIO YEL 27 27 26 27 29 29 E 22 E 23 С C GEN GEN GEN RED BEN RED GEN E25 PS. PWB
PWR GND
E27 PS. PWB
C12 (-) HEAT
C12 (+) SINK
C13 (-) 11
C13 (+) 11 JI-2 FACE PLATE
E26 PS. PUB.
JI-4 FACE RATE
E28 FS. PWB
E29 CP42 (C) HEAT CR40 (C) SIUK CR47 (A) CR39 (C) CR44 (A) CR41 (C) CR39,40 (A) CR41,42 (A) 1 CR43,44 (C) BLK 3 ORG ORG RED RED BLK 3 BEN E59 E40 E60 T6 41 42 43 44 В SI-NO SI-COM * -20 ONLY NOTES: 1. SOLDER LUGS ON DIODES TO HAVE A MIN. OF .100 CLEAR ANCE TO HEAT SINK & TOP COVER. 2. WIRES TO BE 7-10 INCHES LONG TO ALLOW FOR SERVICE LOOP. SHRINK TUBE ALL CONNECTIONS AT 53 TO PREVENT SHORTS. 3 BLACK WIRES FROM TO ARE INTERCHANGABLE. A PART NAME DESCRIPTION/SPECIFICATION ITEM -50 -40 -30 -20 -10 PART NUMBER GOULD > biomation THE TOP ASSEMBLY POWER SUPPLY SCALE SIZE PART NUMBER


D 0235-003 SHEET 2 OF 2

D.




COMMENTS	TC	OST C	OST	ITEM	QUA	NTITY P	ER ASS	SEMBLY		. PART NUMBER	PAF	T NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TY
COMMENTS	1.10	OST C	OST	1	0 -50	-40	-30	÷20	10	TAKE HOME	1		NET: DESIGNATION	12.130.11.10.	DESCRIPTION	+
	1			1. 4					1		} ·.		•			12
				2	•					-		•	•			12
				3				1	- -	0285-0154	FACE .	PLATE ASSI	*			21
				4				1	1	0885-0175	TOP C	OVER				
	1-1			5				1		0285-0174	LOWE	RCOVER				
				6				1		0285-0173-21	HEAT S	NK ASSY				21
•				7											70P	F4
				8				14		7000-0423	MFS	TANDOF F				
				9				1		0285 -0803-21	LABEL	4500				
				Ю								· .				
				11				2		1400-0039	TRAN	51570R	Q/8,20	244276		-
-				12				1		1300-0042			Q. 14	ZN 5885		
				13				1		1400-0630	,,		Q/6	2N 5883		\perp
	11			14								. 1				
	$\perp \perp$			15	<u> </u>			6		7200-00/6	ILISUL		07,8,14,16,18,20	60-11- 4996-1666		\perp
	$\perp \perp$	_		16				<u> </u>		ļ·				ļ		1
	$\perp \perp$			17												L
				18						l						L
BLY TIME	COM	MPONEN	T	\Box						REF. DRAWINGS		P RFV	DESCRIPT	ION	DATE DWN CKD	AP
		SPACI		-	+	-			 			a REV	ISED PER E	CO 2629 CO 2632	11-17-82 Kgl Du	-
												REV	ISED PER E	CQ 2733	11-1782 Rock NW	1
					\perp			L					SED PER E		A 3/29/83 MW DOW	Y5/
	1			<u> </u>									SED PER EC		JG	1
	ì		1					<u> </u>					ED POR ELO4 17		648 Mg Qu	_
												- REVISE	D PER ECO # 182	27	7.1.8 M2 Que	
							-		DRAWN	REINS R	DATE 2/ 30/8 0	LICT	OF 44 4 TED!			
			-						CHECKE			FI2L (OF MATERI	AL L		_
	1		i							F(G)	729/81	POW	ER SUPPLY		oiomatio	
	1		1						ENGINE	EJR .		, 0,0		´ `		
	1		1	-20	0285	-00	19	,	MANUE	CTIMENIC 4 A	111	TOP	ASSEMBL	V	•	
			l	-10	0114			,	777	ICTURING (13/21	, .,	.,			RE
	}		1	-10	0950			/	QI ALIT	V ACCIDANCE	• •			I B	285-000 <u>-</u>	3 F
	1		1	DASH		MBER		QTY	N/C	3 contact	13/81					_1
	1		1	NO.	N	EXT ASS	SEMBLY	,	ı	· I			MODEL 4500	CODE	. SHEET /	OF 2

COMMENTS		TOTAL	UNIT	ITEM	Ç Q	JANTITY I	PER ASSEMBL	Y	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
		1 0031	0031	19	-00 -3	J _4U	-30 -20	-10	0235-0180	FILT	R BOARD		, rendon no.	DESCRIPTION	+-
			\vdash	<u> </u>	-	+	+ -+ '-	<u> </u>	25, -0, 80	1				ļ	LM
		ļ	1	20	\vdash		 -								LM
		L		21			4		7000-0022	SPACE	R 146#6				ı
				22			1		7000-0319	SHOUL	DER WASHER	Q1		#4	
		L		23			1		7000-222-10	INSL	LATOR	QI			
				24			5		7000-0221	ωA	SHER			#4	
·				25			1		0285-0195-20	wi	RE ASSY				LM
				26			1		0285-0196-20	WIR	E ASSY				LM
				27			1		6600-0129	Su	ITCH	53			
				28			1		0114-0321	LA	BEL				
				29			1		0285-00-20	PW	Assy	_			LM
				30		<u> </u>	2		1300-0054	TRAN	ISISTOR	Q7,B		2N6545	
				31			1		0285-0010-20	ρω	B 4534				ZM
				32											
				33				ļ							
						↓		<u> </u>							
						ļ									
						_									
ASSEMBLY TIME		COMPON	ENT	\vdash	_	+	├ ─├		REF. DRAWINGS		G REVISE	DESCRIPTION POR ECO # 1781	IN	BEZY AS CU	APPD
	<u>-</u>	EAD SPA	CING								H REVISED	POL ECO # 1665		824 M9 Cu	+-
	- 1		ĺ	\vdash			 				J REVISE) PER ECO# 1859		8 24 m) Ow	/
			ĺ	-	\dashv	+		 				AR ECO# 1853		824 MB Qu	/
•	- 1					+	 	 			M REVISED	PER ECO# 2001		6-24 MS DW	
	- 1										N REVISE	D PER E(0# 2152		11/12/81 MS GU	1
					T	-		DRAWN	ANDELL	DATE				Interest 15th	
								CHECKE	D	2-81	LIST	OF MATERIA	`L L	oiomatio	
ha A					#			ENGINE	ER	\dashv		SUPPLY	l		1 1
							+-	MANUFA	ACTURING		TOP	ASSEM BLY			REV.
	1		i					QUALITY	Y ASSURANCE				В	0285-0003	RFV
				DASH NO.		JMBER	QTY	├ ─				Juans: 45			1.
				NO.		NEXT AS	SEMBLY					MODEL 4500	CODE	SHEET 2	OF 2



COMMENTS		TOTAL	UNIT	ITEM	-60	QUA 1 -50	NTITY PE	R ASS	EMBLY	-10	PART NUMBER		PART NAME	· REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYF
	\neg	COS.	000.	1		30			1	-10	0285-0176	HE	T SINK				
	\dashv			2					8		7000-0441	800	H 1NG	CR39- 43	-		1
	\dashv			3		·			12	<u> </u>	7000-0442	WA	SHER	CR39 - 43		MICA	1
	\dashv			4					-	 		 					\vdash
······································	\dashv			5	-							 		1			+-
	-+-			6	-	-	-		2	 	7000-0464	APA	CKET	 			+-
	++			7					2		4400-0046	-		C/2, 13	<u> </u>	2000MF 200V	+-
				8	-	-			2		1200-0015	┼		CR 43, 44	IN5826	2000,007 2007	\vdash
	\dashv		-	9	-	-			├	-	1200-0036	 		 		 	+-
				H-		_			4	-	1200-0036	WEL.	TIFICA	CR39, 40,41,42	770093		┼
 				B		_			-	-				 			+
	- $+$ $+$			11					A/R	<u> </u>	7200-0044	FLES	GROMET		SP42-2	· · · · · · · · · · · · · · · · · · ·	╄-
	-+-			12	\vdash	-				-	·	-		_			╀
	\dashv			13						-		 		ļ			↓_
	\dashv			M							5500-0121	└	NWOOD	52	<u> </u>		<u> </u>
				/5			\longrightarrow			}	6600-0014		ENSOR	ļ	· · ·		L
				16							·	—		ļ		ļ	4
	$\perp \perp$			17								_	·				L
	ا حل			18					3		7000-0421 REF. DRAWINGS		REV T	D 500DUDTU		MALE / FEMALE	Ļ
SEMBLY TIME		OMPON AD SPA									REF. DRAWINGS		A PILO	DESCRIPTION OF REL PER ER	N #0082	DATE DWN CKD	APF
	<u> </u>	AD SFA	CING	-	\vdash				<u> </u>				P REV	SED PER ECO N	Mª 3583	31583 200 1200	All .
				<u> </u>	\vdash					 				O PER ELO 1547	1- 3600 A	3/29/93 MW DW	75/
			-											BD POR ECO 1567		520 HA RD	
	-												F REV	SED PER ECO	- 1696	43081 Jul 20	
			į										F PROL	O.REL, PER ERI	N NO 015:	528-81 Sul RG	
			1		Į			I		DRAWN	PERGINS 3	DATE /9/01	LIST	OF MATERIA	1		
			1		+			-+-		CHECKE	D RG &	29/81		OI MAILKIA	" t	piomation	7
					Ŧ			Ŧ		ENGINE		5/81	HEAT	SIUK ASSY			•
				-ec			0003-		/	MANUE	ASSIBANCE C	Isla			В	DE85-0173	RE
	į.		1	DAS			MBER		OTY	WY.	Y ASSURANCE	3/81	L			105-01/5	G
				NO			EXT ASS				10			MODEL 4500	CODE	SHEET /	OF 2


COMMENTS	TOTAL	UNIT	ITEM	QU	ANTITY PER	ASSEMBI	Υ	PART NUMBER	P.	ART NAME	REF. DESIGNATION	VENDO	R NO.	DESCRIPTIO	N T
COMMENTS	cost	COST	\vdash	-60 -50	-40 -	30 -20	-10	TAKT NOMBER	+		NET. DEGICATION		1.10.	DESCRIPTION OF THE PERSON OF T	"
			19	\rightarrow	+	-	-		-						
		\perp	20		+	/		9000-0100-20	TRANS	FORMER ASSY					U
			21												
			22	-			ĺ								
			23												
			24												
			25												
			26												
			27												
			28			\top	1								
			29												
			30												
			31												
			32												
			33												
			34												
			35												
			36												
SEMBLY TIME	COMPON	NENT	H		++		-	REF. DRAWINGS	$=$ \mp	G ECO /	DESCRIPTION	(800	ERROR	DATE DWN	1
	LEAD SPA	ACING					#	ļ		H REVISE	184 NO CHANGE D PER ECD #1785 ED PER ELD #1834	5		421/4 MG	Jan duk
		-			+-+	-+	+	 		J REVIS	D PER ECO # 14	105		3-270 1	125
						_				L REVIS	ED PER ECO Nº 2	48		3.77/14	30
		j			\perp	\bot				M REVIS	ED PER ECO Nº 2	434		416-88 119	K
	1					ــــــــــــــــــــــــــــــــــــــ			DATE	N REVI	SED PER ECO	<u> 2733</u>		11-17-82 BEAR	DOW
	1			\pm		<u> </u>	DRAWN			LIST (OF MATERIAI	L	hi	omal	ion
		-				 	ENGINE			,,,	TSINK ASSY	1	U	Oniu	
						Ţ	MANUF	ACTURING	$\neg \neg \downarrow$	HEA	1 SINK 4357	-			T R
			DAS	J N	UMBER	OTY	QUALIT	Y ASSURANCE					B O	285-0	173
	1		NO		NEXT ASSE		$\overline{}$				MODEL 4500	- 10	ODE	SHI	ET 2 OF :





	and the second			
				F
				; -


							• .	•					
COMMENTS	TOTAL	UNIT	ITEM _60	OUANTITY P	ASSEMBLY	1 -10	PART NUMBER	PART NA	ME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYF
	1 1 5005.		1				6000-0047	POWER C					
	11		2			1.	7300-0018	FUSE HOL	LDER.				
			3			1	7300:0019	CARRIE					
	++-	 	4		<u> </u>	1	1200-0034	BRIDGE		CR 35		400 U, 30A	
			.5			1	0285-0192	WIRE AS	777		•		LA
	++	1	6	1-1-		1.	7300-0028	FUSE				6AMP 3 AG	1
	++-	1	7			†			•				\top
		1-1	8	† ·		1	0285-0198	WIRE FA	B				
			9			1	0287 -0172	FACE PLA	TE				1:
			10					1	•				7
	++-		//					ļ. · · .	. 1	•			
			12	1		†		†				•	
	++-		13			1							T
	$\dashv \uparrow$		14	 						-			T
			17			1-							
			16										\top
			17	! !		1							T
	++-	 	18										
BLY TIME	COMPO LEAD SE						REE DRAWING	S REV	PROD REV	DESCRIPTION OF THE PER ERN USED PER E.C.	FRAL DORZ	DATE DWN CK	D
						DRAW		1/18/80 I	LIST	OF MATERIA	AL I		\pm
				0285-0003	10	ENGIN	EEF LINE FACTURING,	4-10-81		SSEMBLY SE PLATE		0287-0176	חכ ק
		- 1	- /O	0285-000 NUMBER	OTY	1000	JY ASSURANCE	4-18-21		MODEL 2850	1 - 1	0201-0116	\perp


COMMENTS		TOTAL	UNIT	ITEM	201	QUAN	-40	R ASSE	MELY	10	PART NUMBER	1	ART NAME	REF. DESIGNATION	VENDOR	NO.	DESCRIPT	TION	TYPE
		0031	0007	1		-50		-30	-20	1	0287-0182	P	C.B			1	2810 FILT	ER BD	FAB
				2						5	9000-0074	IND	UCTOR	L2-6					LM
				3						7	4000-0025	CA	ρ	C1-7		1	Luf CER	AMC	
				4						ī	6000-0410-20	CON	UECTOR	JI		Ž	OPINETAL	UG HDR	
				5						4	6400-0039	L	ED	DS 6-9			RED		
-				6						5	6400-0046	LE	D	DS 1-5			GRN		
				7						1	3000-1006	RE	SISTOR	R7			10-2 1/41	v 5%	
				8															
				9															
				10						2	3000-2701	RE.	SISTOR	RI,2			2.7 K 1/4	W 5%	
				11						ı	3000-3906	"	11	R3			ــ 39	1/	
				12						2	3000-1500	н	11	R4,5			1501	''	
				13						1	3000-1801	"	11	R6			1.8K	11	
				14						2	1200-0017	REC	TIFIER	CRI,2			MR 751		
				15															
				16								L							
				17										!					
				18															
ASSEMBLY TIME		COMPON									REF. DRAWINGS		G REVI	DESCRIPTION	07.76		DATE DW		APPD
	L	EAD SP	ACING				-+			<u> </u>			A REVI	ISED PER ECA SE	854		5-11-13 M	JAN	6-17-59
			1										C REV	ISED PER ECO NO	1738		7-2881 JW	CRG	
			1								ļ			REL PER E RNO!			6281 Ju	2 26	
!				-		├ ∔				ļ				ISED PER ECO			B-2481 Just	445	910.11
			,	\vdash			+	+			 			ised per eco * sed per eco *			41-82 JW	6 20	
				_	┷			_+		DOAWA		DATE	L LOTA !	SED PER E CO-	5414		MA OC DAY	اعتراع	
			1	<u> </u>	+					V.,C.,	V, CARROLL T	-28-BI	LIST	OF MATERIA	L		•		- 1
					丰			1		CHECK		12 (81		ER BRD		O	iomo		ן ר
					#			丰		L		13/81			<u> </u>				REV
			į	- 10 DAS			003-2		/)TY	ed in		13181				BC	285-0/8	3 0	H
				NO.			EXT ASS		71.7		100			MODEL 4700	co	DD€	15	SHEET (OF J























м _. В.
T:
-
1
ASSE
. •
Γ-
<u> </u>
ASSE
<u> </u>
Hal -

			;		· · ·	•					
				•		•	•		٠.		
	·						•				
TOTAL UNIT	ITEM	QUANTITY PER 60 -50 -40 -	ASSEMBLY	-10	PART NUMBER	PART	NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
			1		0285-0012	PWB					FAR
	2.		2		0285-0376-01	HEATS	SINK.				
	3		15		1000-0002	DIODE	Ξ	CE6-9, 24-30,13	37-39	IN4152	
	4	1									
	5		10		1200-0031	DIODE		CRIO. 11 . 16.17	19-23.18	IN4937	1
	4					•					+
	4 	 				1 2				<u> </u>	1
++-	4	1111			1200-0026	DIODE	BRIDGE	CRI		VEIBX	+
+++-	┥ ┝╾┼╴	+ + +	+-'-			*					+
	4 	+++	2		1200 0014	· · · · ·	· ·	-010 15 4/	-	1114004	+-
+	4 	+	-	- -	120-0014	PIDDE		ZK14, 15, 70		1N4004	+
	4 	-+							ļ		+
	4 	+ + +					<u>-</u>			 	+
			2		7100-0043	DIODE	·	CR4,5		1.5KE220	
1 1 1	J	4-4-4	-						ļ		┦
	15		1			_		VR1		IN5352	
	16		4		1200-0042-10	DIODE		CR33,34,36,45		MR821	1
	17										
	18										
COMPONENT	ī F		+-		REF. DRAWINGS				ON		T
LEAD SPACING	1 ==					B	REDE	SIGNED .	N 0089	11 20 PM RG	,
						⊈ر	CHANG	SED PER ECO#	1486	3-10-81 77m# BD	-
		+++				- F	ECO	1554	KUN ELU-15	327-8 July 20).
										4.00 R. 30	2
				CHECK	P. Grisson 1/	5/81			AL E	oiomatio	n
ł.				KO.							
	-70	0285-003	-	OU ALL			. ^	331 FWA	В	0285-0010	K I
	DASH NO.	NUMBER NEXT ASSEM	QΤΥ	ATT.	Alam p	1XK					OF /3
		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 COMPONENT LEAD SPACING DASH	1	1		1 0285-012 2 0285-0376-01 3 15 1000-0002 4 5 10 1280-0031 6 7 7 7 7 7 7 7 7 7	1	1	1 0285-0012 AUB	1 0285-0012 PWB 2 0285-0376-01 HEAT SINK 3 15 1000-0002 D/DDE 026-9,24-30,13 37-39 4 5 10 1200-0031 DIDDE 026-9,24-30,13 37-39 6 10 1200-0031 DIDDE 0280,11 16,17, 19-23,18 6 1 1200-0046 DIDDE BRIDGE CR1 19-23,18 6 11 1200-0046 DIDDE CR14,15,46 11 12 12 11 12 12 11 12 12 11 12 12 11 12 13 14 15 1 12 10 10 10 10 10 10	1

	COMMENTS		TOTAL COST	UNIT COST
				L]
ĺ	•			
	ASSEMBLY TIME	L	COMPONEAD SPA	ENT
1				
	* /			
•	- Carlotte			
į				
-				

TEM	- 22.	QUAI	NTITY P	ER A55	EMBLT		PART NUMBER	1	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	Īγ
19	-60	-50	_4 0	-30	-20	-10		 				DESCRIPTION .	H
20					A/R		8300-0002	MYL	ARTAPE				
21					1		1300-0006	TRA	MSUTOR	Q17		2N2219	T
22					5		1300-0028)	Q5, 6, 10, 12, (Q13	-20 ONLY)	2N3904	T
23					1		1300-0035		(QZI		2N6131.	T
24					1		1400-0003		7	Q15		ZN2905	T
25					ı		1400-0026	TR≱	nsistor	Q19		2N6134	
26													
27					1		1400-0019	TRA	W SSTOR	હાા		2N3906	
28													I
29													Τ
30													Ī
31													
32					1		1300-0056	TRA	NSISTOR	Q4		2N3439	T
33													T
34					1		1700-0047		IC.	QI		LM340T	
35					1		3700-0078	RE:	5 PACK	RP1		IOOK	I
36					1		3700-0077	1	S PACK	RP2		4.7K	Τ
							REF. DRAWINGS			1636 1650 1629 1683	N	0ATE DWN CKD 4358 KM ZD 4258 KM ZD 4258 KM ZD 4358 KM ZD 568 KM ZD 568 KM ZD 568 KM ZD	A
						ENGINE MANUFA	D ER ICTURING	DATE II. 2050	Pou	OF MATERIA JER SUPPLY KSSY PWA		oiomatio	TF
DASH NO.	t		BER EXT ASS		QTY	QUALITY	ASSURANCE			MODEL 4500	B	0285-0010 SHEET 2	K

 	 · ·
	·.

COMMENTS	TOTAL	UNIT	ITEM	0UA 0] -50	NTITY	PER ASS	EMBLY	1 -10	PART NUMBER	1	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
	COST	LUSI	37	U -3U	-40	-30	-20	-10	,	1	*				1
		+	38	<u> </u>	<u> </u>	<u> </u>	İ		1 .	t	·····				<u> </u>
		-	39				-	+				,			\vdash
			40	•	 	†	ı	•	1700-0096	. =	<u>.</u>	U12		LM358	\vdash
			41				3.	·	1700-0086	+	<u>.</u>	U3,4,9 ·		LM324	\vdash
		1 - 1.	42	-		1		1.							
			43 .	1.		١.	1		1820-0073	. < 1	105	U6		14541	†
			44				1) -0066)	U2		14175	
•			45		-		1		-0002	-		UII		14002	
,			46				1		-0004		/	U1		14012	
			47				1		-0017			US		14013	
			48	1			. 1		-0072		\	UIO		14093	
			49				ļ	ļ							
			50												
			51				1		1700-0095		I.C.	US		TL494	
			52				<u> </u>								
	1		53				2		3600-0001-10	THE	RMISTOR	RTINETE		RL6606-3.28-59-S2	
			54												
SEMBLY TIME	COMPO LEAD SF	NENT ACING		+	-	 		<u> </u>	REF. DRAWING	<u> </u>	REV Q ECO	DESCRIPTION 1736		DATE DWN CKD 5.4.8 RM ZD 5-228 JUN ZG,	APPD
										-	R REVI	SED PER ELO \$178	1	8-24 51 AV	
			<u> </u>			 						ED; ECO*1785		608 Mg W	
			-	╁	╁	 		├	 			ED; ECD#1831 ED; ECO#1853		8248 MG 9W	
				Ť:		1	T .	<u> </u>				© ; E(□ # /859		8.24.8 Mg & W	
				- <u></u>		┰		DRAW		DATE 1-20-80		OF MATERIA		0-1	
	1. [_		CHECK	ED		l .	OWER SUPPLY	`` t	piomation	٦
		· ·]						ENGIN	ER .	-					•
			-			-+		MANUF	ACTURING		,	ASSY PWA	<u> </u>		Loc
			-			-+		QUALIT	Y ASSURANCE		1		В	0285-0010	RE'
		1	DASH	NU	MBER		QTY	<u> Li</u>				MODEL 4500		SHEET 3	Ľ.,

COMMENTS	_	TOTAL	UNIT	ITEM	QU	ANTITY PER	ASSEMBLY	,		PART NUMBER	Γ	PART NAME	REF. DESIGNATION	VENDOR NO	DESCRIPT	ION	TYPE
	-	COST	COST	55	_60 _50	_40 -:	30 -20	-10	\vdash	TACT NO.			NET DESIGNATION	TENDON NO.	DESCRIPT		12
				56			2	 	30	×00-1503	RES	STOR	R150, 151		150K 1/4W	5%	
	1			51			2	<u> </u>	+	000-1000	RE	SISTOR	R39,40		100A	4w 59	2
				58			12			-1002		1	R65, 70,77,86,	88,	IOK	1 1	
				59									93,106-108,110				
-				0			6	<u> </u>		-1003			RI, 78,84,10		I∞K		
				اه			1			-2202			R/42		22 K		
				62				Ī									
				63			3			-2204			R105,154,153		2.2MEG		
				64													
				65			1			-430/			R97		4.3K		
				66			8			-2201			R23,24, 51,10	1,117-119,152	2.2K		
				67			2	L	·	-2200			R135, 137		2201		<u> </u>
				68													
				69			1			-1800			R50		1801		
				10			1	L _		-1803			RIO2		180K		<u> </u>
				11				L _								1 1	
	\perp			n			1	L_	30	REF. DRAWINGS	RE	S REV I	R121 DESCRIPTIO		J./K, 1/4	W, 59	1 1000
ASSEMBLY TIME		COMPONEAD SP								REF. DRAWINGS		W RE	VISED; ECO*1980 EVISED PER ECO *20 EVISED PER ECO *20) (S) (S	8248 A/3 1925 81 Kz 1925 81 Kz	Que	
												Z RE	VISED PER ECO. #2152 EVISED PER ECO *2199 EVISED PER ECC ENISED PER ECC	,	3-358 BY 3-268 BY 7-1/82 JU	KL	
					I			DRAWN	М		DATE -22-50		T OF MATERIA		oioma		
								ENGINE		RING		Po	ASSY PUA				
							-	QUALIT	Y ASS	SURANCE				В	0285-0	010	REV
				DAS NO		JMBER NEXT ASSEM	DLY BLY	 					MODEL 4500	CODE	s	неет 4	OF /3

.

	ASSEMBLY
	ASSEMBLE ASSEMBLE
	W T
	<u> </u>

COMMENTS		TOTAL	UNIT COST
entre.	Γ		
	╁╴		-
7	┢		
	├		
	<u> </u>		
	<u> </u>		
	L		
	_		L
Pic.			
	Г		
	一		-
	╁╌		
	├-		
	-		
	L_	ļ	
	_		
ASSEMBLY TIME	L	COMPONEAD SPA	IENT ACING
	İ		
1			

	- 60	-50	40	ER ASS		-10	PART NUMBER	1.	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYP
13		- 50		-50	1	-10	3100-1962	RES	SISTOR	R85 *		19.6K,1/8W,1	%
74	•	_			1		3000-4703		SISTOR :	RIZ .		470K 1/4W	
75			1.				1		1		1.1		
76			-		.5		-6804	.	1	R42-44, 47,48		6.8Mes	<i> </i>
<u>, 11</u>					2	-	3000-5103	1:	1	255, 57		510K,	
78					1		3000 - 2401	RE	s .	R 140		2.4K, 14W	,5%
19					1		3000-2702	RE	s	R145 ·		27K, 1/4W,5	
80								1	1 .			1	T
81					4		-4700	0		R27,28,126 (RIIS	ZO ONLY)	471	
82													11
83					3		-4701			RIB, 21, 22,		4.7K	
84					3		-5601	1:		RI5,80,112		5.6K	
85					3		-5101			R45,46,146		5.1K	
86					4		3000 -2701	RE	SISTOR	R19.20.109.160		2.7K 14W 5	2
87							•						
88					2		300-8206	RE	SISTOR	R31, 32		82.12 1/4W	52
89													
90					1		3000-3306	RES	ISTOR	R17		331 1/4W 5	2
							REF. DRAWING	iS	REV DD REV	DESCRIPTION OF THE PROPERTY OF	ON 450.8	DATE DWN (KD APP
									EE REY	ibed per eco = Sed per eco =	2629	11-17 92 Conf	CN .
	╁┈┤			-					FF REVI	SED PER ECO# 1	799 .	11 1782 EGAL D	
							•	-	HH REYI	SED PER FOOT 2	733	11178 CGP D	W
									JJ REV	SED PER ECC	3516	2-729 DGW -	
									KK REV	ISED PER ECO#	3600A	300k2 MW D	GN 45%
						DRAWN	MBX	DATE	LIST	OF MATERIA	A1 1		
			-			CHECKE	.D		1		`` t	oiomati	On.
	丰			_		ENGINE	ER		1 Pov	ver supply	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	J. O. I. G. I.	U
_	+			+		MANUF	ACTURING]	ASSY PWA	<u> </u>		. AF
DAS			MBER		OTY	QUALIT	Y ASSURANCE		1		В	0285-00	10 1

	COMMENTS		TOTAL COST	UNIT COST
		\vdash		
		<u> </u>		
1				
į				
1	* ·			
	3			
	ASSEMBLY TIME	l	COMPONEAD SP	ENT ACING
		ĺ		
	20.	į		
ė ilė		ļ		
		İ		
		L		

TEM	QUANTITY	PER ASS	EMBLY	-10	P	ART NUMBER	1	PART NA	ME	REF.	DESIGNATION	VENDOR	NO.	DES	CRIPTI	ON.	TY
91	-30 -40	-30	-20	-10			1										Τ
92		†	1		30	00-4702	RES	ISTOR		R	ام			47K	½ ω	5%	1
73			ī			-4707				R	130			4.71	1		T
74			4			-1001	1			RUG	,67,138 (RIIC	-20 ONLY)	IK			T
15			2			-1302				R5	9, 62			13K			Τ
96		1	1			-3302				R	, 0			35K			T
97			1			-1102				6	279			IIK			
18			2		30	00-2002				R	41,82			20K	1/	4W 5%	;
49			2		31	00-2002	2			RB	3,122			20K	1/81	V,1%	T
100		1	1	1 –	30	00-8201	RES	ISTO	R	A	252			8.2K			
ol																	Τ
102		\dagger	j	†	30	0-1502	RE	SISTOR	2		R49			15K	1/40	570	T
103								1									Τ
104					T			1									T
05			1		310	00-1503					R123			150K	. 1/6	W, 19	<u>د</u> ا ،
100			1		310	00 5621					R127			5.62K	•		T
107			1		310	0 -392/	RE	SISTO	٤		RIZB			3.92 k	< 1/2	W 12	T
108																	I
						REF. DRAWING	S	REV	REV	ISED	DESCRIPT PER ECO	10N 4146		DATE	J.C		AP
		+						\vdash								+-	-
		 	ļ	├	-			ļ	ļ								F
=	1-1-		<u> </u>	1	1			1	!							#	\vdash
	<u> </u>	1		DRAWN	1 M A	Surren	DATE N. ZO &	+ -	ICT	<u> </u>	MATERI	A. T			L		ــــــــــــــــــــــــــــــــــــــ
				CHECK	ED	ADINA.	11-20-81	4 6	.131	OF	MAIEKI	AL	b	оioп	าด	tio	n
		二		ENGINE]	Pow	ER	SUPPLY					•••	• •
		#		MANUF		JRANCE		4		1 554	PWA	\	В	0285		10	K
DASH	NUMBER	士	QTY	1 VOALII	. A331	JARTUE		—					ニユ	0205			
NO.	NEXT A	SSEMBL	Υ	<u></u>				1			MODEL 450	ن اد	ODE		Is	HEET 6	OF /

	QUAN1	40 7 37			PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	
		-40 -31	-20	-10		 	+		DESCRIPTION	TYF
10				-						1_
111	<u> </u>		8	<u> </u>	3120 -1002	RESISTOR	R56,58, 68,69, 13,	74	10K 1/8W .5%	
112		3		٠.			71, 72			
113			1	1	-3100-8871	RESISTOR	R158		8.87K,1/8W,1%	
- 114			11	1	3100-1151	RESISTOR	R159		1.15K,1/8W,1%	
115			2	1	3050-1507	RESISTOR	R25, 26		1.54 1/2w 52	
116		•	2		-8200		R29, 30		8201 YZW 5%	$\overline{}$
117		·								1
118	17		1		3200-0039	RESISTOR	R139		221, 2W	1
119		٠.	1.							1
120	H		2		3070-3000	RESISTOR	R100, 131		3001 IN 52	*
121			. 1.		3070-4700	RESISTOR	R3		4704 IN 5%	
122	1	•	. 1		3050-1007	RESISTOR	R143		12,1/2W,5%	
123			· .		0285-0200-20	RESISTOR	R90		1.2 MILLI OHM	Γ
124		•								T
125			2		3080-5602	RESISTOR	R10,11		56K 2W 5%	
126	T		T.		3080-5106	RESISTOR	R157		512 ZW 5%	Γ
127			1		3050-1206	RESISTOR	R156		1212 1/2W 5%	
i F			 	-	REF. DRAWINGS	REV	DESCRIPTION		DATE DWN CKD	APF
	\vdash		+	-						
			T	t^-						
			1							
 	++		+							
 			—	DOME		DATE				
 +				URAWN	Mik Box 1	1.20.10 LIST	OF MATERIAL	. 1		
 		-		CHECK	ED			' I h	NOMOTIO	
				ENGINE	ER .	Pov	UPR 50014	_		•
				MANUE	ACTURING			í		
					1		ASSY PWA		0285 min	K.
1 2664	NI ILEO	-	OTV	QUALIT	Y ASSURANCE			B	0100-6010	ιK.
				lacksquare			MODEL 4500	CODE	SHEET 7	OF / 3
	DASH NO.				ENGINE MANUF DASH NUMBER QTY	CHECKED ENGINEER MANUFACTURING OUALITY ASSURANCE DASH NUMBER OTY	ENGINEER POV MANUFACTURING QUALITY ASSURANCE DASH NUMBER QTY	ENGINEER POWER SUPPLY MANUFACTURING ASSY PWA DASH NUMBER OTY	ENGINEER POWER SUPPLY MANUFACTURING ASSY PWA DASH NUMBER OTY DASH NUMBER OTY B	ENGINÉER POWER SUPPLY MANUFACTURING ASSY PWA DASH NUMBER OTY QUALITY ASSURANCE B 0285-0010

REF. DESIGNATION VENDOR NO.

DESCRIPTION

3.0 K 5W

101 5W 5001 10W

392 ZW 5%

10 Hill: Ohm

2 Millioha

2001 5K


47 1 3W 5%

biomation


B 0285-0010 KL

CODE SHEET 8 0F/7

COMMENTS	COST	COST	ITEM		QUA	NTITY P	ER ASS	EMBLY	<u> </u>	PART NUMBER		PART NA	AME	REF	DESIGNATION	VENDO
	COSI	COST	128	-60	-50	_40	-30	-20	-10		+-			1		-
	++-		129	_				ı		3200-0037	RE	SISTO	2	RI	<u></u>	
			130					3		3200-0033	+	SISTOR		R33	34, 133	
			131					2	-	3200 - 0035	RE	SISTO	R.	R35	, 36	
			132					1		3080-3906	, R	ESIST	OR	R		
	11		137													
			134					2		0285-0199	RE:	SISTOR	2 COIL	R7	15, 76	
			135					2		0285-0200-1	O RE	SISTO	2 Cal	RE	9,91	
			136					2		3200-0038) RE	SISTO	R	R133	134 ر2	
			137													
			138					5		3300-0005	VA	R. RE	SISTOR	R53,	54,94-%	
			139					5		3300-0068	VAR	RES	ISTOR	R63,0	4,87,129,	141
<u> </u>			140													
			141													
			142								T					
			143													
			144													
			145													
ASSEMBLY TIME	COMPOI								<u> </u>	REF. DRAWING	iS	REV	<u> </u>		DESCRIPTION	ON
												<u> </u>				
			-									-				
•	İ	i		I			T		DRAWN	AL BT	DATE	L	IST	OF A	AATERIA	NI I
				1			#		CHECKE							-
				士			士		1	ACTURING		1			SUPPLY 1 PWA	
				\pm			\pm			Y ASSURANCE		1		~>>	i PWh	
			DASI NO.			MBER EXT AS		QTY						N	10DEL 4500	



			•									
COMMENTS	TOTAL UNIT	ITEM _6	QUANTITY PER	ASSEMBLY 30 -20	_10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
		146		+ .			٠.					
		147			<u> </u>	4010-0101	CAP	ACITOR	c60	· · · · · · · · · · · · · · · · · · ·	100 PF	<u> </u>
		148		1		4010-0103	CA	PALITOR	۷۱4،		.01# 50V	
		149		3		4000-0049		L :	C6.7,67		164,20% لمداه.	
		150		20		4000-0104		,	C1,8,19,20,27-32	,43,	.luf , 50V	
,									50,57,61,63-66	(c25,62,-20 an	N)	
		152		10		4000-0044	CAF	ACITOR	R26,33,34,37,42,4	447,49,59,71	.01, t, 100V	
/		153		2		4200-0037	CAP	ACITOR	c22,23		OLYPROPOLENE	:
		154		1		4200-0006	CAP	ACITOR	C39		100۷ , عمراه.	
		155		1		4000-0007	CAP	ACITOR	C58 .		1 st, 50V	
		156		3		4100-0015	CAI	PACITOR	C15, 16, 36		1000 of , 500V	1
		157		3		4100-0018	CAP	ACITOR	C17, 18, 35		330 A, 500V	
		158		2		4010-0471	CAP	ACITOR	C70,41		470pf 50V/100V	T -
		159										
		160		1		4300-0024	CAP	ACITOR	C45		4-7×4,50V	
		161		2	Γ.	4010-0822	CAF	ACITOR	C40,69		,0082xf,50V,103	4
		162							-			
		163										
SEMBLY TIME	COMPONENT LEAD SPACING					REF. DRAWINGS		REV	DESCRIPTIO	N	DATE DWN CKD	APPO
	LEAD SPACING				t :							
		-		_					· · · · · · · · · · · · · · · · · · ·			<u> </u>
			1-1-									
				┰┷╌	DRAWN	ML BX 11	DATE 20 60	LICT	OF 44 4 TERIA			
					CHECK		20 80		OF MATERIA	`` 	piomation	ח
					ENGIN			100	UER SUPPLY ASSY PWA			•
				+		ACTURING Y ASSURANCE			NJ31 FWK	В	0285-0010	REV
		DASH	NUMBER	QTY	QUALI	T ASSURANCE			MODEL 4500		SHEET 9	1



COMMENTS

ITEM -	60 -50 -40	-30 -20	1 -10 PART NUMBER	PART	NAME	REF. DESIGNATION	VENDOR NO.	DES	CRIPTION	TY		
164			4400-0037	CAPAC	ITOR	cz		4701	f 25V			
165		1	4100-0012	CAPAC	ITOR	c48,		390	of, 500V	1		
166		3	4400-0050	CAPACI	TOR	c53,54,55		470xf	, 12V			
167		2	4400 - 0052			C51,52		4704	-/50V	Τ		
168		1	4300-0009			C21		2201	, 15V			
169												
170								1				
171		1	4200-0036			CII		but,	200V			
172		l l	4000-0050	CAPAC	ITOR	C68		.005	<i>s</i> if	Τ		
173		2	4200-0041	CAPACI	TOR	C4,5		47,4	, 400V			
174		1	4400-0051	CAPAC	ITOK	C3		2200	uf, 25V			
175												
176												
177		4	6400-0039	L. E.C	>.	054,5,6,7		RED		T		
178										T		
179										T		
180		1	0285-0221-10	WIRE A	SSY					T		
181		1	0285-0221-20	WIRE A	ASSY					T		
			REF. DRAWING	S REV	<u> </u>	DESCRIPTIO	N	DATE	DWN CKD	AF		
\vdash	+											
	+++											
			DRAWN 14 Bx	DATE	1167	05	. 1					
			CHECKED	11 20 80	ri2i d	OF MATERIA	'L -	biomation				
		1	ENGINEER		Powe	R SUPPLY						
		+==	MANUFACTURING OUALITY ASSURANCE		4	SSY PWA		0285-0010				
DASH	NUMBER	QTY	QUALITY ASSURANCE				В	טעש⊃		Ä		
NO.	NEXT ASS	EMBLY	L	I		MODEL 4500	CODE		SHEET O	OF J		

	COMMENTS	TOTAL COST	C
		++-	_
			_
		+	_
			_
			-
			_
	· . · :		_
			_
			_
			_
			-
	ASSEMBLY TIME	COMPONE	
		COMPONEI LEAD SPAC	
		•	
		•	
	COMMENTS	TOTAL	ľ
			_
		++-+	_
			_
		++-+	_
			_
		+++	_
			_
			_
			_
			-
		+	_
	ASSEMBLY TIME	COMPONE LEAD SPACE	.N
	·		
1			_

	TOTAL	UNIT	
COMMENTS	TOTAL COST	UNIT COST	ITEM
			182
			183
			184
			185
			186
		$\overline{}$	187
	1	$\neg \neg$	188
		-+	189
		-	_
	+ +		190
: -	╁╌┼╌╌┤		
	 		192
	1		193
·			199
			195
			196
			197
			198
			199
ASSEMBLY TIME .	COMPON	ENT	
	LEAD SPA	CING	
		1	
• •	• •		-
	1		
			\vdash
			-
1			
		1	
			DA

						•					
							· :				
MENTS	TOTAL UNIT COST COST	ITEM60	QUANTITY PER	ASSEMBLY	_10	PART NUMBER	PART NAME .	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYP
		182		1		6400-0052	NEON LAMP	DS3	NEZ		
		183				1					
		184			Γ.						
		185		-							
		186		1		2500-0010-20	TRANSFORMER	T1		LINE XFMR	
		187				9000-0164	TRANSFORMER	T2,		INPUT BALUN XAMR.	
		188		2		9000-0015	TRANSFORMER	T4,T5		BASE DRIVE XFMR	
		189									
		190		1		9000-0078	TRANSFORMER	TT		CURRENT SENSING XFMR	
		191		. 1	T^-	9000-0079-20	INDUCTOR	L6		12µh	7
1		192		2		9000-0077	INDUCTOR	L2, L3		SNUBBER INDUCTOR	
		193	1 1 1	T	†	9000-0079-10	INDUCTOR	L5		SNUBBER NOUTOR HI-CURRENT OUTPUT INDUCTOR, 454H	
		194		2	T	9000-0080	INDUCTOR	L7, L8		LO- CURRENT DUTRIT	
		195		1		9000-0083	INDUCTOR	L4			
		196		Z		9000-0165	INDUCTOR	L9,L10			
		197	1		1		-				
		198			1		4 - 10 -				
		199			<u> </u>						
	COMPONENT			_		REF. DRAWINGS	REV	DESCRIPTION	ON	DATE DWN CKD	APP
•	LEAD SPACING										
	4.	-	 				_				
			 				· · · · · · · · · · · · · · · · · · ·				
				I	DRAW		DATE 20-80 LIST	OF MATERIA			
		-		┼	CHECK				`` }	oiomatior	1
	and the second			 	ENGIN	EER	Powe	R SUPPLY	'		•
					MANUE	ACTURING	——————————————————————————————————————	SSY PWA	L		
	. 1			1	1	I .	ı A	224 KMU	В	0285-0010	K

Τ	TOTAL	UNIT
T	- 000	000.
+		
+		
↓_	ļ	
1		
t^-		
╁╴	-	
\vdash		
$oxed{oxed}$		
 		-
┾-		-
L		
	-	
<u> </u>		
	COMPONEAD SPA	IENT ACING
	COMPON EAD SPA	IENT ACING
L	COMPONEAD SPA	IENT ACING
L	COMPON EAD SPA	IENT ACING
	COMPONEAD SPA	IENT ACING
L	COMPONEAD SPA	IENT ACING
L	COMPONEAD SPA	IENT ACING
L	COMPONE EAD SPA	IENT ACING
L	COMPONEAD SPA	IENT ACING
		TOTAL COST

ITEM	-601	-50 I	NTITY P	-30	-20	-10	PART NUMBER	PAR	T NAME	REF. DE	SIGNATION	VENDOR NO.	DESC	CRIPTION	TYPE	
200	50				2		0285-0189-10	WIRE	FAB			,	BRN	1.		
201					3		7 -20	,	\				RED			
eoz					_		_30						BLK			
203		-			_		-40						REO			
04					5		-50	/	/				BLK			
205					1		-60						BEN	,		
206					1	<u> </u>	-70						RED		1	
207					١		-80	,					BLK			
203			-		1		0285 -0186	CABLE ASSY					REO	LM		
209																
2/0					2	\vdash	0285-0185-10	11					BRN		LM	
211					2		" -20	11					ZEO		LM	
2/2					1		0285-0190-10	ASSY, BENDAE WIZE					ORGI		LM	
2/3					1		7 -20	11					YEL		LM	
214					T		_30	11					WO		LM	
215					1		-40	11					BLK		LM	
216					1		0285-0191-10	CABLE A	CABLE ASSY, FAN				BLK,	TAN	LA	
217					_		0285-0184-91	CABLE	E FAB				BLK			
	=						REF. DRAWINGS	R	ĒV		DESCRIPTION		DATE	DWN CK	D APPD	
	-														_	
	+				L	DRAWN		DATE								
	+			-		CHECK	SAMORIL 1	DATE 2-2-80	LIST	OF M	ATERIA	┖│┢	biomation			
	\perp					ENGINE		\dashv	POWER	SUF	PLY				Л 1 /	
	+			\pm		4	ACTURING		A5							
	+					L	Y ASSURANCE			y I		В	0285-	000	REV	
	 		MBER		OTY	1 ******		1				- `			PR	

....

COMMENTS		TOTAL COST	UNIT COST
	├─		
	\vdash		
	-		
ho.,	-		
	-		-
ASSEMBLY TIME	L	COMPONEAD SPA	ENT ACING
ASSEMBLY TIME	L	COMPONEAD SPA	ENT
ASSEMBLY TIME	L	COMPON EAD SP/	ENT ACING
ASSEMBLY TIME	L	COMPONEAD SPA	ENT
ASSEMBLY TIME	L	COMPONEAD SPA	ENT
ASSEMBLY TIME	L	COMPONEAD SPA	ENT ACING
ASSEMBLY TIME	L	COMPONEAD SPA	ENT
ASSEMBLY TIME	L	COMPONEAD SPA	ENT
	L	COMPONEAD SPA	ENT

TEM	-60	-50	-40	-30	-20	-10	PAR	T NUMBER	1'	PART NAME	REF	. DESIGNATION	VENDOR NO.		DESCR	OTTO	N .	TYP
18					1		C2E5	-0201-01	REC	T. WIRE FAR						ßR	7	
119					1			-03		1						Œ	P	
20					1			- 64								REI	?	
152					1			-05								œ	śn	
222					1		·	-06								OR	<u>'</u>	
23					1			- 67								YE	L	
224																٠.		
225									<u> </u>									
26					ŧ.		1	-10		I						WH	T/REC	Γ
27					1		0285			WIRE FAB						60	1/YEL	
228					-		0285-	285-0189-92		WIRE FAB						B	LK.	Ι.
29					2		6100	6100-0150		SOCKET		218,20		.00	O DIF	\. T⊌	RM.	
30					4		6100	6100-0149		l ¹	χÇ	7,8,14,16		.04	HO DI	A TE	RM.	
231						L												
232					2	L	7200	-0029	MOUSE TAIL					3″	LONG	5		
233					١		0285	- 0334-10	CABLE ASSY					BLACK				
234					2		0285	-0334-20	CABL	E ASSY				F	RED			
235					1			-0334-30							LAC			
				<u> </u>	_		RI	F. DRAWINGS	<u> </u>	REV		DESCRIPT	ION		DATE	DWN	CKD	APPI
-				_	-	-									+	-		
-				-	_		-											_
i	Τ			╌	<u> </u>	DRAWN			DATE			44.4.						
				#		CHECKE	NDEL	- /	-2781			MATERIA	AL	nic.	siomotic			
_	+			\dashv		ENGINE						SUPPLY	'	biomation				
	Ŧ					MANUF	ACTURING			AS	SP	PWA			0285-0010			
	\pm			\pm		QUALIT	Y ASSURA	NCE					В	OZE				
DASI			MBER EXT AS	<u></u>	QTY	 						MODEL 4500	CODE	<u> </u>		CHE	ET /3	KI