


øøøø

P/N 5994670



LOGIC DIAGRAM MANUAL

IBM PART NO. 1277303

2741 COMMUNICATIONS TERMINAL VERSION 002

WIRED TO ACCEPT THE FOLLOWING SPECIAL FEATURES:

- 1- RIBBON CONTROL
- 2- TRANSMIT INTERRUPT
- 3- PRINT INHIBIT
- 4- AUTO ADDRESS ANSWERBACK

EC. NO.	308747					
.DATE	JUN70					
E.C. NO.						
DATE						

DESCRIPTION	PAGE NO	E.C. NO.	PART NO
TITLE PAGE	0000	308747	5994670
TABLE OF CONTENTS	0001	308747	5994671
TERMINAL IDENTIFICATION & FEATURE LISTING	0002	308747	5994672
GENERAL DESCRIPTION OF VERSION 002	0005	308734	1277357
INSTALLATION INSTRUCTIONS	1000	307100	1186225
F. E. MAINTENANCE DIAGRAM MANUAL	----	----	Y27-0014
POWER SUPPLY SCHEMATIC	2000	307100	1176191
TYPEWRITER WIRING SCHEMATIC	3000	308734	1277307
OIA-BI BOARD PLUG CHART	4001	308747	5994673
OIA-CI BOARD PLUG CHART	4002	307100	5162302
FEATURE LISTING & CARD LOCATION	5000	308747	5994674
PROGRAM CAP, CODE & MODE CHART	7000	308734	1277311
SHARED LINE FILTER CONNECTIONS	8000	307100	1186498
MFI DESCRIPTION	9000	308734	5162729
SIGNAL SOURCE LISTING #1	9001	307100	1176195
SIGNAL SOURCE LISTING #2	9002	308734	1277350
SIGNAL SOURCE LISTING #3	9003	307100	5162304
ALD'S			
TITLE PAGE	9500	308747	5994675
TABLE OF CONTENTS #1	9501	308747	5994676
TABLE OF CONTENTS #2	9502	346052	5166222

DATE	E.C. NO.	DATE	E.C. NO.	TABLE OF CONTENTS
JUN70	308747			
				PART NO. 5994671 PAGE NO. 0001
				IBM 2741 VER 002

TERMINAL IDENTIFICATION

0002

MACHINE TYPE & MODEL NO. _____ SERIAL NUMBER _____

LINE NUMBER _____ TERMINAL ADDRESS _____ GROUP ADDRESS _____

TYPE OF SERVICE (DIAL, PRIVATE, LEASED LINE OR IBM MODEM TYPE) _____

DATA SET MODEL _____

COMMON CARRIER IDENTIFICATION OF LINE _____

MULTIPLEXOR TYPE SERIAL NO. _____ TELEPHONE NO. _____

MULTIPLEXOR LOCATION _____

LOCAL COMMON CARRIER CONTACTS RESPONSIBLE FOR THIS SYSTEM

NAME	TELEPHONE
PLANT (MAINTENANCE) _____	_____
MARKETING (COORDINATION) _____	_____
ENGINEERING (ASSISTANCE) _____	_____

INFORMATION TO COMPLETE THE ABOVE IS AVAILABLE FROM CUSTOMER ENGINEERING FIELD MANAGEMENT OR THE ACCOUNT SALESMAN.

FEATURE LISTING

✓	FEATURE	SALES FEATURE NUMBER	FACTORY FEATURE NUMBER	FIELD FEATURE NUMBER
	<u>VOLTAGE</u>			
-	112.5V AC 50 HZ	2810	1176628	5190255
-	123.5V AC 50 HZ	2811	1176629	5190255
-	195V AC 50 HZ	2812	1176630	5190255
-	220V AC 50 HZ	2813	1176631	5190255
-	235V AC 50 HZ	2814	1176632	5190255
-	115V AC 60 HZ	9880 OR 9881 OR 9901	1176607	5190251
-	208V AC 60 HZ	9884 OR 9885 OR 9902	1176625	5190252 OR 5190253
-	230 AC 60 HZ	9886 OR 9887 OR 9904	1176468	5190252 OR 5190253
	<u>DATA SET ATTACHMENTS</u>			
-	WE 103A OR 113A	9114	1176627	5190226
-	WE 103F	9115	1176611	5190228
-	3976 MODEL I	2949	1176611	5190228
-	WESTERN UNION CLASS D	9116	1186331	5190229
-	150 BAUD SCHEDULE 3A	9120	1186331	5190230
-	2 WIRE LIMITED DISTANCE TYPE I	4634	1176613	5190231
-	4 WIRE LIMITED DISTANCE TYPE I	4635	1176624	5190232
-	*2 WIRE LIMITED DISTANCE TYPE II	4790	1176608	5190233
-	*2 WIRE LEASED LINE ADAPTER	4639	1186217	5190234
-	*4 WIRE LEASED LINE ADAPTER	4647	1186218	5190235
-	*2 WIRE SHARED LINE ADAPTER CH 1	4641	1186280	5190236
-	*2 WIRE SHARED LINE ADAPTER CH 2	4642	1186281	5190237
-	*2 WIRE SHARED LINE ADAPTER CH 3	4643	1186282	5190238
-	*2 WIRE SHARED LINE ADAPTER CH 4	4644	1186283	5190239
-	*4 WIRE SHARED LINE ADAPTER CH 1	4691	1186284	5190240
-	*4 WIRE SHARED LINE ADAPTER CH 2	4692	1186285	5190241
-	*4 WIRE SHARED LINE ADAPTER CH 3	4693	1186286	5190242
-	*4 WIRE SHARED LINE ADAPTER CH 4	4694	1186287	5190243
	<u>SYSTEM FEATURES</u>			
-	DIAL UP	3255	1176626	5190227
-	RECEIVE INTERRUPT	4708	1176610	5190248
-	TYPAMATIC	8341	1176609	5190247
-	6 FT(1.83M) POWER CORD 60 HZ	9986	CONTACT PROD. ENG.	
-	TRANSMIT INTERRUPT	7900	5162726	5190846
-	PRINT INHIBIT CPU CONTROL	5501	5162728	5190347
-	RED RIBBON CONTROL	RPQ 868019	1277300	1277300 OR 1277052
-	AUTO ADDRESS ANSWERBACK	RPQ E46148	1277051 OR 1277344	1277051 OR 1277344

DATE	EC. NO.	DATE	EC. NO.	TERMINAL IDENTIFICATION
JUN70	308747			
				PART NO. 5994672 PAGE NO 0002
				IBM 2741 VER. 002

2741 VERSION 002

GENERAL DESCRIPTION

A. Functional Objectives

This version machine adds two additional features and two RPQ features to the standard 2741. They are:

1. Ribbon Control (RPQ 868019)
2. Print Inhibit (SF 5501)
3. Transmit Interrupt (SF 7900)
4. Automatic Address Answerback (RPQ E46148)

These features are modular and may be installed individually or in groups.

A brief description of each of the features follows.

1. Ribbon Control - The terminal is placed in red ribbon mode when a "Prefix" followed by an "A" is received. It remains in this mode until a "Prefix - B" sequence is received or the terminal is removed from a receive status or a power off-on sequence is performed. The "A" and "B" mentioned above are in BCD code (A = BA1, B = BA2). See P.7000 for equivalent Correspondence Codes.
2. Print Inhibit - The terminal is placed in a "No-Print" status when a Bypass code is received. Receiving a Restore code or a power Off-On sequence returns the 2741 to a printable status. When in a "No-Print" status, the element "Spaces" when a normally printable character is received or transmitted.
3. Transmit Interrupt - The CPU can force the terminal to leave the Transmit Text mode by sending it a "long space" (200 ms or longer in duration). The 2741 must be equipped with a full duplex line adapter or data set.
4. Auto Address Answerback - The CPU will send the 2741 a "Prefix" followed by a "+" and a "C". The terminal will assume the Transmit Text mode and will automatically transmit (1) D, (2) its programmable four character station address, and (3) C. The C will take the terminal to the Receive Control Mode. Codes which have special meanings (such as C) should not be included in the allowable address codes. The "+" mentioned above is the BCD "+" (BAC). See P.7000 for the equivalent Correspondence Code.

B. Circuit Modifications

Since the features are installed in a modular fashion, the change to the standard machine consists of only additions. The electronics package is electrically identical to the standard 2741 when none of the RPQ's are installed.


C. I/O Modifications

Minor changes to the I/O wiring are necessary when the Print Inhibit feature is installed. The Ribbon Control feature requires a rather major I/O modification. The feature additions are depicted on the I/O schematic in this manual.

IBM PART NO. 1277357

EC No.	545071	308734	
DATE	11-15-66	MAR70	

1277357



INSTALLATION INSTRUCTIONS

IBM PART NO. 1186225

2741 COMMUNICATIONS TERMINAL

E.C. NO.	506826	507567	306754	307100		
DATE	16 AUG 66	24 FEB 67	MAY 67	APR 68		

2741 INSTALLATION INFORMATION

1. SPECIAL TOOLS AND TEST EQUIPMENT

The following tools should be available during installation:

CE Aid Box, PN 1272825
SLT Test Light, PN 453601
Oscilloscope (Tektronix 561 or equivalent) modem installation
Selectric I/O Tools
CARD EXTENDER P/N 452554 (MODEM INSTALLATIONS)

2. ASSEMBLY

A. UNIT PLACEMENT

The unit should be moved to the final position, indicated by the customer. **CAUTION:** Care must be exercised during handling and moving of unit since the printer is not fastened to the console. Do not remove the straps holding the printer to the console until final unit placement is accomplished. If the cables are to be routed under the floor, the cutout should be located at the left rear of the unit. Adjust foot of machine for proper leveling.

B. PREPARATION FOR RESHIPMENT

Shipping of systems and units is described in detail in the branch office manual. Packing material required for shipment may be ordered from the manufacturing plant as described in the branch office manual. The packing material for the 2741 Communications Terminal is in BM 7340966, for padded van shipment, or BM 7340961 for common carrier and export, available from IBM, Raleigh, N. C.

3. CABLE INSTALLATION

A. PRELIMINARY CHECK

Before applying power to unit make a complete visual check of unit for possible damage or loose parts. Check SLT gate for loose cards, edge connectors, or bent back panel pins. Check power supply mounting for damage during shipment.

B. AC POWER

Voltage specifications may be found on back of stand under rear cover. Be sure to check that Customer voltage matches machine requirements before installation.

Electrical Requirements

Voltage: 115 or 208/230 $\pm 10\%$ or 112.5, 123.5, 195, 220 or 235 $\pm 10\%$

Frequency: 60 $\pm 1/2$ HZ or 50 $\pm 1/2$ HZ

Phase: 1

Service: 15 AMPS

C.. DATA SET CABLE

All data set installations should be completed prior to arrival of machine. Connection to data set is accomplished with 8' data set cable supplied with unit. Connection is made to rear of data set with 25 pin socket marked "Customer Equipment." Check that data set has AC voltage applied.

D.. MODEM INSTALLATIONS

Limited Distance Line Adapter Type 1A SLT 2-wire

When all terminals have been installed & all lines without terminals have been terminated properly (3K, 1/4 watt resistor across communication line), the following procedure is used to terminate the terminals at the ends of the network or at end of all radial lines.

1. Remove modem cable P/N 1176471 from terminal (B1M4 socket). Insert jumper P/N 811824 on cable card.
2. Insert paddle on SLT extender P/N 452554 & place extender in machine (B1M4 socket).
3. Set up scope with a DIFFERENTIAL PRE-AMP OR THE ALGEBRAIC ADD OPTION AND MEASURE ACROSS PINS B02 AND B07 SOCKET POSITION B1K4.
4. Place terminal in transmit mode or bring up request to send
2741 - Depress Communicate
5. Adjust potentiometer on paddle card until 0.9 volts peak to peak is attained as a maximum transmitted mark level on the largest signal viewed.
6. The other end of the line is then set as stated above, (or all radial ends).
7. Have system or terminal at other end of line send the character "V" repetitively to give alternating mark & space frequency.
8. Check that both mark & space frequency received - signal levels must be equal to or exceed 370 millivolts peak to peak.
9. For a system which is maximally loaded (line length versus number of terminals) it may be necessary to repeat steps 5 and 6 to satisfy step 8.
10. Remove extender and set machine back to normal and test on line.

Limited Distance Line Adapter Type 1B SLT 4-wire

When all terminals have been installed & all lines without terminals have been terminated properly (3K, 1/4 watt resistor across receive line & 5K, 1/4 watt resistor across transmit line) the following procedure is used to terminate the terminals at the ends of the network or at end of all radial lines.

1. Remove modem cable P/N 1176471 from terminal (B1M4 socket). Insert jumper P/N 811824 on cable card.
2. Insert paddle on SLT extender P/N 452554 & place extender in machine (B1M4 socket).
3. Set up scope with a differential pre-amp or the algebraic add option & measure across pins B02 & B07 socket position B1K4.
4. Place terminal in transmit mode or bring up request to send.
2741 - Depress communicate
5. Adjust potentiometer on paddle card until 0.9 volts peak to peak is attained as a maximum transmitted mark level on the largest signal viewed.
6. The other end of the line is then set as stated above (or all radial ends).
7. Set up scope across J05 & J07 socket position B1K4.
8. Have system or terminal at other end of line send the character "V" repetitively to give alternating mark or space frequency.
9. Check that both mark & space frequency received - signal levels must be equal to or exceed 370 millivolts peak to peak.
10. For a system which is maximally loaded (line length versus number of terminals) it may be necessary to repeat steps 4 and 5 to satisfy step 8.
11. Remove extender and set machine back to normal and test on line.

Limited Distance Line Adapter Type 2B SLT 2-wire

When all terminals have been installed and all transmission lines without terminals have been terminated properly (600 ohm, 1/4 watt across the ends of a long line network or at the end of all radial lines or a 5K ohm, 1/4 watt across all side legs) the following procedure is used:

1. Card P/N 5806182 socket C1B6 is plugged as follows:

a) Transmit Level

0 DBM Jumper 1 to 3 All In-House Line

-8 DBM No Jumpers Common Carrier Lines



b) 2 wire is jumpered

4 wire is not jumpered

c) Line Termination (680 ohm resistor) is jumpered at the ends of a long line network or at the end of all radial lines.

JUMPERED.

2. Card P/N 5807495 socket C1C6 has receive sensitivity plugged.



Leased Line Adapter Type 1A SLT 2-wire

When all terminals have been installed & all lines without terminals have been terminated properly (620 ohm or 680 ohm, 1/4 watt across communication line) the following procedure is followed to set line adapters on all terminals in the network:

1. Card P/N 5808123 socket C1B6 is plugged:

a) Transmit Level

0 dbm Jumper 1 to 3 all in house lines

-8 dbm No Jumpers Common Carrier Lines

b) 2 wire is jumpered

4 wire is not jumpered

c) Line termination (680 ohm resistor) is jumpered

2. Card P/N 5807495 socket C1C6 has receive sensitivity plugged (Refer to Modem type 2B for card layout)

3. Card P/N 5808121, 2 wire is plugged.



4. Modem Wrap test.

a) Place machine in communicate mode

b) Place modem test switch to "MOD" position.

c) Key characters from keyboard - MODEM TEST light will blink showing test is functioning correctly.

d) Place modem test switch to "off" position




Leased Line Adapter Type 1B SLT 4-wire

When all terminals have been installed & all lines without terminals have been terminated properly (620 ohm or 680 ohm, 1/4 watt across Transmit Line & 620 ohm or 680 ohm, 1/4 watt across Receive Line) the following procedure is followed to set Line adapters on all terminals in network.

1. Card P/N 5808123* socket C1B6 is plugged.
 - a) Transmit Level
 - 0 dbm jumper 1 to 3 all in house lines
 - 8 dbm No jumpers Common Carrier lines
 - b) 2 wire not jumpered
 - 4 wire jumpered
 - c) Line termination (680 ohm resistor) is jumpered (transmit)

*Refer to LLA 2 wire section for card layout.


2. Card P/N 5807495 socket C1C6 has receive sensitivity plugged (Refer to Modem type 2B section for card layout).
3. Card P/N 5808121, 2 wire is not plugged (Refer to LLA 2 wire section for card layout)
4. Card P/N 5808119, Line termination Receive is plugged.
5. Modem Wrap test
 - a) Place machine in communicate mode
 - b) Place modem wrap test switch to "MOD" position
 - c) Key characters from Keyboard - MODEM TEST light will blink showing test is functioning correctly.
 - d) Place Modem test switch to "off" position.



Shared Line Adapter Type 1A SLT 2-wire

When all terminals have been installed and all transmission lines terminated properly (Insert termination plug P/N 5151250 into the telephone jack provided for line termination). THE FOLLOWING PROCEDURE IS USED:


1. Card P/N 5808125 should be plugged for 2 wire.
2. MODEM WRAP TEST
 - a) Place machine in communicate mode.
 - b) Place Modem Text switch to "MOD" position.
 - c) Key characters from keyboard - MODEM TEST light will blink showing test is functioning correctly.
 - d) Place Modem Text switch to "off" position.



Shared Line Adapter Type 1B SLT 4-wire

When all terminals have been installed and all transmission lines terminated properly [insert termination plug (P/N 5151251) into the telephone jack provided for line termination] the following procedure is used:

1. Card P/N 5808125 should not be plugged 2 wire (Refer to Shared Line 2w for card layout).
2. Modem Wrap Test
 - a) Card P/N 5808127 must be plugged to permit wrapping (socket C1A6)
 - b) Place machine in communicate mode
 - c) Place Modem Test switch to "MOD" position.
 - d) Key characters from keyboard (MODEM TEST light will blink showing test is functioning correctly)
 - e) Place Modem Test switch to "off" position



4. UNIT TESTING

A. PROGRAM CAP PLUGGING

1. Check card in OIA-B1J4 PN 5804515 for correct plugging (Ref. page 7000)

B. VOLTAGE CHECK

Apply power to unit and check voltages to SLT Gate.

+48 Volts, ± 4 Volts measured at location A-B1L1D05

+12 Volts, $\pm .6$ Volt measured at location A-B1L1D03

-12 Volts, ± 1 Volt measured at location A-B1L1B06

C. LOCAL MODE TEST (2741)

With machine in local mode, test all typewriter functions for proper operation. Perform preliminary test of electronics, using check loop as follows:

1. Local - Communicate switch in local.
2. Depress attn key and hold.
3. Depress key of character.
4. Character will continuously print until attn key is released. Check as many characters as necessary to properly check the 1B register, 2B register and tilt rotate magnets.

D. 2741 TESTING

On systems using 2701, 2702, or 2703 Control Units, a program titled 2741 checkout (FD 13) is available to test the 2741 terminal installation. The following items should be noted prior to scheduling the running of the program:

1. The Customer Engineer at the terminal location must establish voice communication prior to and during testing with the CE at the CPU location. It will be necessary for the terminal Customer Engineer to give the central operator several items of information required to operate the program.
 - a) Does the terminal have the Interrupt (break) feature?
 - b) Does the terminal have the 2-wire line adapter?

There are several error messages that may be printed at the central location. If terminal test procedures do not work the way they are described, the error printouts may provide information helpful to the terminal CE. Contact the central operator for this information. After the program is loaded and data communication between the CPU and the terminal is established, the program is started when the terminal operator depresses the attention key. The CPU will respond by transmitting a standard message to the terminal. The program then prepares the central to receive the same standard message from the terminal.

The central compares the received message with the standard message to determine whether they are identical. The next program mode is the alternate mode in which the central receives a message from the terminal and transmits it back to the terminal. The first character of the message transmitted to the central must be a number between 1 and 9, which determines the number of times the message will be automatically transmitted back to the terminal.

IBM MAINTENANCE DIAGNOSTIC PROGRAM

2741 CHECKOUT

The program will insert a minimum delay of approximately 5 seconds between repeats of messages to the terminal. This delay will also be inserted between any program repeats due to program detected errors.

NOTE: (CR) Represents a carrier return
(UC) Represents upper case shift
(LC) Represents lower case shift

A step by step description of the operation follows:

a) CPU operator starts program

b) CPU sends the following message:

Ⓓ (UC)ASDFGHJKL(LC)1234567890(CR)

This message is repeated 10 times, with the last line being terminated with a Ⓒ.

In lines 2 through 10, the Ⓓ will appear as the data character, 9.

The Ⓒ will put the terminal in transmit and the terminal will send a Ⓓ to the CPU.

c) The terminal operator then keys in the same message as received from the CPU--

(UC)ASDFGHJKL(LC)1234567890(CR) Ⓒ

NOTE: Keying CR ends the message by automatically generating Ⓒ (EOT).

d) The CPU will compare the received message with the message sent in step "b" above; and if they don't compare, the CPU will respond to the terminal with the following message--

Ⓓ (CR) TRANSMISSION NO GOOD Ⓒ

and will wait for a retransmission of the message.

e) If the message was received correctly by the CPU, the program will proceed to alternate mode and send the following message to the terminal--

Ⓓ START ALTERNATE MODE (CR) Ⓒ

The alternate mode of the program consists of a tete-a-tete between the terminal and the CPU.

f) The terminal operator may now send a message to the CPU. The first character of the message must be a numeral from 1 to 9 followed by no more than 100 additional characters. A tab or carrier return is counted as 16 characters. The message is ended with a CR.

g) Sample tete-a-tete message

Terminal sends--

Ⓓ 4(UC)TEXT(CR) Ⓒ

The CPU will send the message back to the terminal a number of times equal to the numeral entered.

Only the last line will contain the ending ©, and all lines after the first line will recognize the Ⓓ as a data character, 9.

CPU return transmission--

D 4(UC) TEXT (CR) ... 15 idles

94(UC) TEXT (CR) ... 15 idles

94(UC) TEXT (CR) ... 15 idles

94(UC) TEXT (CR) ... 15 idles ©

The © places the terminal in transmit mode.

- h) The alternate mode of the program may now be repeated; or if desired, the program may be terminated by the terminal operator.

NOTE: The interrupt feature must be tested during the alternate mode, if desired. If the attention key is depressed while the CPU is transmitting, the line will break and the CPU will send a © to the terminal and then wait for another message.

Program Termination

1. To terminate the program, the terminal operator sends the following message to the CPU--

(UC) END ©

The CPU upon receiving this end message will idle the line by sending a ©.

Keyboard Note: Standard message listings assume the 2741 has a Courier 72 Correspondence Keyboard. If the keyboard is different, the CE may observe some differences in the standard message and Ⓓ translation. This will not affect the logic of the program.




IBM

Field Engineering
Maintenance Diagrams

- 2740** **Communications Terminal Model 1**
- 2740** **Communications Terminal Model 2**
- 2741** **Communications Terminal**

2740/2741 SRL/FE Publications Availability Guide

Use this guide to determine what available publications will best fulfill your individual requirements





IBM Field Engineering Maintenance Diagrams

2740 Communications Terminal Model 1

2740 Communications Terminal Model 2

2741 Communications Terminal

PREFACE

Detailed explanations of the diagrams in this manual are in the 2740 Model 1/2740 Model 2/2741 Communication Terminals Theory of Operation manual, Form Y27-0013-2.

All diagrams in this manual are positive logic; that is, a positive level is required to condition ANDs, ORs, etc. Triggers and latches also require a positive level to be turned on or off.

The upper half of triggers and latches is the turn-on (set); the lower half is the turn-off (reset). Lines going directly into the trigger blocks are dc set or reset; lines going to an AND butted against the trigger block are the ac set or reset (indicated by a capacitor symbol in one line).

HISTORY

FEMDM	Y27-0014-0	December 66	EC 506395
FES	Y27-1020	February 68	EC 506395
FEMDM	Y27-0014-1	April 68	2741 at EC 307100 2740-1 at EC 306848 2740-2 at EC 307147
FES	Y27-1031	July 68	2740-2 at EC 307426
FEMDM	Y27-0014-2	October 68	2741 at EC 307100 2740-1 at EC 306848 2740-2 at EC 307426
FES	Y27-1037	January 69	2740-2 at EC 307463
FEMDM	Y27-0014-3	September 69	2741 at EC 307100 2740-1 at EC 307460 2740-2 at EC 307500

ABBREVIATIONS

◇	Symbol used in ALDs and MDM to indicate feature lines	RL	Receive LRC
CA	Control Address Mode	RLS	Receive LRC Slave
CAS	Control Address Selected Mode	RT	Receive Text, Reverse Transmission
CASS	Control Address Selected Slave Mode	RTS	Receive Text Slave Mode
CL	Control LRC	SC	Station Control
CR	Control Receive Mode	TC	Transmit Control
CS	Control Selected	TCAB	Transmit Check Answerback
CSS	Control Selected Slave Mode	TL	Transmit LRC
IPM	Intermediate Polling Mode	TNS	Transmit Nonselected Mode
LRC	Longitudinal Redundancy Check	TPAB	Transmit Poll Answerback Mode
NAO	Negative Answerback Override	TT	Transmit Text
OIU	Optical Image Unit	TSAB	Transmit Status Answerback
RCAB	Receive Check Answerback Mode	VRC	Vertical Redundancy Check
RCS	Receive Check Slave		

Fourth Edition (September 1969)

This is a major revision of, and obsoletes, Y27-0014-2. It incorporates FE Supplement Y27-1037 and information on the 2760 Optical Image Unit Attachment feature and includes other minor changes.

Changes are periodically made to the specifications herein; any such changes will be reported in subsequent revisions or Field Engineering Supplements.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. 860, P. O. Box 12275, Research Triangle Park, North Carolina 27709. A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be addressed to the above address.

T A B
I N D E X

Error Conditions

Registers

Clocks

Buffer Storage

Transmit
2740-1/2741

Receive
All Terminals

2741

Record Checking

Station Control

Mode Control
2740-2

Enter

Transmit
2740-2

Buffer Print

Buffered Receive

Edit

Data Set/Modem Interface

2760 Optical Image
Unit Interface

PLEASE NOTE:

In an attempt to increase the usefulness of FE manuals, we are trying this "tab indexing" scheme in this manual. If you feel that this scheme is:

of assistance in locating diagrams,
not needed, or
can use improvement

please tell us so by returning the Reader's Comment form at the back of the manual.

Thank you,

Product Publications
IBM SDD
Research Triangle Park, N. C.

CONTENTS

Section 1. DIAGNOSTIC TECHNIQUES

No Information Available

Section 2. ERROR CONDITIONS

- 2-1. Error Conditions (2740-1)
- 2-2. Error Conditions and Invalid Character (2740-2)
- 2-3. Error Storage (2740-2)
- 2-4. I/O Checking (2740-2) (2 Parts)

Section 3. DATA FLOW

- 3-1. Data Flow and Control (2740-1/2741)
- 3-2. Data Flow and Control (2740-2)

Section 4. FUNCTIONAL UNITS


- 4-1. S-Register
- 4-2. Serdes Clock
- 4-3. Control Clock
- 4-4. 1B Register (2740-1/2741)
- 4-5. 1B Register (2740-2) (2 Parts)
- 4-6. 2B Register (2740-1/2741)
- 4-7. 2B Register (2740-2)
- 4-8. Print and Function Decode
- 4-9. Strobe and I/O Cycle
- 4-10. Operate Trigger, Initial Lower Case, I/O Motor Control, Keyboard Lock, and Power-On Reset
- 4-11. Local/Communicate, Status (2740-1/2740-2)
- 4-12. LRC Register
- 4-13. Garble and Time Out 15
- 4-14. Bit Counter and Buffer Address Time Decode (2740-2)
- 4-15. Buffer Address Register (2740-2)
- 4-16. Advance, Backup, or Reset Buffer Storage Address (2740-2)
- 4-17. Buffer Storage Operation Flowchart (2740-2)
- 4-18. Buffer Storage Operation Logic (2740-2)

Section 5. OPERATIONS

- 5-1. Mode Triggers (Basic 2740-1)
- 5-2. Transmit Flowchart (2740-1/2741)
- 5-3. Transmit Logic (2740-1/2741)
- 5-4. Transmit Timing Charts (3 Parts)
- 5-5. Receive Flowchart (All Terminals)
- 5-6. Receive Logic (All Terminals) (2 Parts)

- 5-7. Receive Timing Charts (2 Parts)
- 5-8. 2741 with Interrupt
- 5-9. 2741 Terminal Logic
- 5-10. Interrupt (2741)
- 5-11. Typamatic (2741)
- 5-12. Mode Control, All Features (2740-1)
- 5-13. Record Checking and Auto EOB (2740-1)
- 5-14. Transmit EOB and LRC Characters (2740-1/2740-2)
- 5-15. Receive Check/Answerback (2740-1)
- 5-16. Receive Check/Answerback (2740-2)
- 5-17. Receive EOB and LRC Characters (2740-1/2740-2)
- 5-18. Transmit Check/Answerback (2740-1/2740-2)
- 5-19. Automatic EOB (2740-1)
- 5-20. Station Control (2740-1)
- 5-21. Receive Addressing Character Sequence, Master or Slave (2740-1/2740-2)
- 5-22. Addressing, Transmit Status Answerback (2740-1) (3 Parts)
- 5-23. Receive Polling Character Sequence (2740-1/2740-2)
- 5-24. Transmit Poll Answerback (2740-1/2740-2)
- 5-25. Transmit Control with Dial Up (2740-1)
- 5-26. Transmit Control (2740-1)
- 5-27. Mode Control Flowchart (2740-2) (2 Parts)
- 5-28. Mode Control Logic (2740-2)
- 5-29. Enter Flowchart (2740-2)
- 5-30. Enter Logic (2740-2) (2 Parts)
- 5-31. Enter Timing Chart (2740-2)
- 5-32. Transmit Flowchart (2740-2)
- 5-33. Transmit Logic (2740-2)
- 5-34. Transmit Timing Chart (2740-2)
- 5-35. Buffer Print Flowchart (2740-2)
- 5-36. Buffer Print Logic (2740-2)
- 5-37. Buffered Receive Flowchart (2740-2)
- 5-38. Buffered Receive Logic (2740-2)
- 5-39. Line Type Flowchart (2740-2)
- 5-40. Line Type Logic (2740-2)
- 5-41. Line Type Timing Chart (2740-2)
- 5-42. Line Return Flowchart (2740-2)
- 5-43. Line Return Logic (2740-2)
- 5-44. Line Return Timing Chart (2740-2)
- 5-45. Header Control (2740-2)
- 5-46. Document Insertion (2740-2)
- 5-47. Terminal to Line Adapter Interface (All Terminals) (5 Parts)
- 5-48. Interface (2740/2760) (2 Parts)

Diagram 2-1. Error Conditions (2740-1)



* Logically, but not technically correct.

Diagram 2-2. Error Conditions and Invalid Character (2740-2)






Diagram 2-3. Error Storage (2740-2)








Diagram 2-4. I/O Checking (2740-2) Part 2 of 2

Diagram 3-1. Data Flow and Control (2740-1/2741)





Diagram 3-2. Data Flow and Control (2740-2)



* Not Done on Buffered Receive




Diagram 4-1. S-Register





Diagram 4-2. Serdes Clock (Receive)



Note: Timing is slightly slower with 9.6 KHz oscillator. CC pulse duration is approx. 50 microseconds.

Diagram 4-3. Control Clock

Diagram 4-2. Serdes Clock
Diagram 4-3. Control Clock




Diagram 4-4. 1B Register (2740-1/2741)





Diagram 4-5. 1B-Register (2740-2) Part 1 of 2




F

		1st Status Character Set In 1B-Register															
Latches and Bits		1B2 (A)		1B3 (8)			1B4 (4)		1B5 (2)		1B6 (1)			1B7 (C)		Char.	Bit Configuration
Diagram 4-5 AND Blocks		1	2	1	2	3	1	2	1	2	3	1	2	1	2		
Terminal Without Receive Status (Buffer Busy Condition)	Status Inhibit		not		not									not	not	—	—
	Bid Latch		not		not				X					not	not	2	2
	No Paper		not		X							X		X		9	1 8 C
	Insert Device Down		X													@	A
	Local					X										8	8
	Buffer Print						X									4	4
	Communicate							X					X			—	—
Enter													X		1	1	
Terminal With Receive Status	Status	X	X		X	X	X	X	X					X		—	Space
	Electronic Error	⊗		not		not		not	X					*	/	A 1 C	
	I/O Error	⊗		not		not		X						*	S	A 2 C	
	Receive Parity Error	⊗		not		X								*	U	A 4 C	
	Trans. Parity Error	⊗		X										*	Y	A 8 C	
Load 1st Character Ans. back	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	—	—

Note: ⊗ Any error condition through an OR block with receive status.
 * The C Bit is set because the terminal has receive status.

Diagram 4-5. 1B-Register (2740-2) Part 2 of 2



Note: Dotted lines indicate feature inputs.

Diagram 4-6. 2B Register (2740-1/2741)






Diagram 4-7. 2B Register (2740-2)

Diagram 4-8. Print and Function Decode





Operation	Strobe 1	IOC 1
Print	85°-130°	20°-120°
Shift	100°-120°	35°-145°
Tab, Bksp	55°-130°	55°-130°
CR, Index	165°-300°	165°-300°

Print Timing Chart

Signal	0°	20°	40°	60°	80°
Strobe 1	[Pulse]				
Strobe O	[Pulse]				
Strobe	[Pulse]				




Diagram 4-9. Strobe and I/O Cycle




Diagram 4-10. Operate Trigger, Initial Lower Case, I/O Motor Control, Keyboard Lock, and Power-On Reset





Diagram 4-11. Local/Communicate, Status (2740-1/2740-2)




Diagram 4-12. LRC Register

Diagram 4-13, Garble and Time Out 15

A
B
C
D
E
F






Diagram 4-14. Bit Counter and Buffer Address Time Decode (2740-2)



Character Cycle

BA3	BA2	BA1	Bfr. Adr. Time	1B or 2B Register
X	X	X	7	-
			0	1
		X	1	2
	X		2	3
	X	X	3	4
X			4	5
X		X	5	6
X	X		6	7
X	X	X	7	-


Diagram 4-15. Buffer Address Register (2740-2)



ADDRESS ADVANCE EXAMPLES, NORMAL AND REVERSE

CHARACTER COUNT	12	11	10	9	8	7	6	5	4	BUFFER ADDRESS TRIGGERS BINARY VALUE
	256	128	64	32	16	8	4	2	1	
Not Used	-	-	-	-	-	-	-	-	-	0
1	-	-	-	-	-	-	-	-	x	1
2	-	-	-	-	-	-	-	x	-	2
3	-	-	-	-	-	-	-	x	x	3
4	-	-	-	-	-	-	x	-	-	4
5	-	-	-	-	-	-	x	x	-	5
6	-	-	-	-	-	-	x	x	x	6
7	-	-	-	-	-	-	x	x	x	7
8	-	-	-	-	-	x	-	-	-	8
9-14	-	-	-	-	-	x	-	-	-	9-14
15	-	-	-	-	x	x	x	x	-	15
16	-	-	-	-	x	x	x	x	-	16
17-30	-	-	-	-	x	x	x	x	-	17-30
31	-	-	-	-	x	x	x	x	x	31
32	-	-	-	x	-	-	-	-	-	32
33-62	-	-	-	x	x	x	x	x	-	33-62
63	-	-	x	x	x	x	x	x	-	63
64	-	-	x	-	-	-	-	-	-	64
65-126	-	-	x	-	-	-	-	-	-	65-126
127	-	-	x	x	x	x	x	x	-	127
128	-	x	-	-	-	-	-	-	-	128
129-254	-	x	-	-	-	-	-	-	-	129-254
255	-	x	x	x	x	x	x	x	-	255
256	x	-	-	-	-	-	-	-	-	256
257-318	-	x	x	x	x	x	x	x	-	257-318
319	x	-	-	x	x	x	x	x	-	319
320	x	-	x	x	-	-	-	-	-	320
321-350	-	x	x	x	x	x	x	x	-	321-350
351	x	-	x	x	x	x	x	x	-	351
352	x	x	-	-	-	-	-	-	-	352
353-414	-	x	x	x	x	x	x	x	-	353-414
415	x	x	-	x	x	x	x	x	-	415
416	x	x	x	x	-	-	-	-	-	416
417-446	-	x	x	x	x	x	x	x	-	417-446
447	x	x	x	x	x	x	x	x	-	447

* (12 + 10, LEAVE 9 ON (NORMAL)
 (12 + 10, LEAVE 9 ON (REVERSE)
 512
 -32
 -32
 448 MAXIMUM CAPACITY







Diagram 4-17. Buffer Storage Operation (2740-2)

Diagram 4-18. Buffer Storage Operation (2740-2)



*LOGICALLY, BUT NOT TECHNICALLY CORRECT. SEE APPENDIX B OF FETOM




Diagram 5-1. Mode Triggers (Basic 2740-1)




Diagram 5-2. Transmit Flowchart (2740-1/2741)





Diagram 5-3. Transmit Logic (2740- 1/2741)


Diagram S-4, Transmit Timing Chart (Chart 1 of 3) - Transmit Numeral 4




SP for 2741
 a. F7B07
 b. F7B04
 c. J4B07
 d. F6D05
 e. F6D04
 f. F6D07

Logic for 2741
 * AA163
 © AA411

TRANSFER A CHARACTER (NUMERAL 4) FROM
 KEYBOARD TO IB, THEN IB TO SERDES AND TRANSMIT



TRANSFER A CHARACTER FROM OPERATOR CONTROL BUTTON TO 1B.




TRANSMIT A CONTROL CHARACTER - THEN CHANGE MODES AFTER TRANSMISSION.

* No.	Signal Name	SP	Logic
6	EOB N-C	J3J13	BB041
7	EOB-1	H2J09	BB051
7a	EOT-1	K3B09	AA163
8	EOB	J3J02	BB041
8a	EOT	E2J06	AA101


⊠ No.	Signal Name	SP	Logic
6	EOB	J3J02	BB041
6a	EOT	E2J06	AA101

- A. Function (as 6, 6a) Set 1 as in Signal 8 above.
Note - This Timing Chart is a continuation of above chart-i.e. Transfer Control Character from Keybutton to 1B to S Register and Transmit.
- B. 1B Full and (not) SDCAC2 Set Enter Serdes Gate-Enter Serdes Gate and SDAC Set Enter Serdes.
- C. Operate is Set when S Register Empty (not shown) is reset -i.e. Character Entered into S Register.
- D. Operate is Reset by S Register Empty, SD3,SD2, and (not) SD1-i.e. At End of Serialize Character.
- E. Function (as EOB) Reset to Zero on 13.
- F. Function (as EOT) Reset when S Register Empty is set (not shown).

Diagram 5-4, Transmit Timing Chart (Chart 3 of 3)-Transmit Control Character, and Mode Change (2741)



TRANSFER A CHARACTER FROM OPERATOR CONTROL BUTTON TO 1B.



TRANSMIT A CONTROL CHARACTER - THEN CHANGE MODES AFTER TRANSMISSION.

- A. EOT is Set as in Signal 8 Above.
Note: This Timing Chart is a Continuation of Above Chart - i.e. Transfer Control Character From Keypress to 1B to S Register and Transmit
- B. 1B Full and (not) SDCAC2 Set Enter Serdes Gate - Enter Serdes Gate and SDAC Set Enter Serdes and Also Resets S Register Empty.
- C. Operate is Reset by S Register Empty, SD3, SD2, and (not) SD1-i.e. At End of Serialize Character
- D. S Register Empty is Set by SD3 and SDCAC2 Negative Shift after S1 Thru S8 are restored (see Sheet 1)





Diagram 5-5. Receive Flowchart (All Terminals)

Diagram 5-6. Receive, Part 1 of 2 (All Terminals)



- OBJECTIVES**
- Terminal in receive text mode.
 - Receive character in S registers:
 1. S Reg initially restored by mode change (D4).
 2. Serial Data In drops (B3), starting serdes clock (C4), turning on 'enter serdes gate' (E3).
 3. 'Enter serdes' turns on (E4).
 4. Turn off 'S Reg 8' (B3).
 5. Condition of "line" and SDAC pulses shift character into S register (B4).
 - Transfer character to 1B register:
 1. Start control clock (A2).
 2. Reset 1B prior to receiving character (C7).
 3. 1B Set transfers character to 1B if in parity (A7).
 4. 'Enter serdes gate' turns off (E3), restoring S register (D4), then turning off 'enter serdes' (E4).

To Sheet 2

*Multiple ANDs






Diagram 5-7. Receive Timing Chart (Chart 1 of 2)--Deserialize Numeral 4






A. The Final Gate Condition for C1 is '(Not) S0'

TRANSFER A CHARACTER FROM 1B TO 2B AND PRINT

SP for 2741 *Logic for 2741
 a. F7B07 AA163
 b. F7B04
 c. F2B02
 d. F2J11
 e. F7B07
 f. F7B04

CHANGE MODES ON RECEIPT OF A CONTROL CHARACTER AFTER PRINTING (2740 ONLY)



B. I/O Cycle going to Zero is the Final Gating Condition Allowing Operate to be Reset by CC2

CHANGE MODES ON RECEIPT OF A CONTROL CHARACTER WITHOUT PRINTING

A

B

C

D

E

F

G

H






Diagram 5-8. 2741 with Interrupt



Objectives


Terminal in Control Receive Mode.

- Transmit (D) :
 1. Turn on 'bid' (A6).
 2. Bring up B Reset Gate (A8).
 3. Go to Transmit Text mode.
 4. Encode and transmit (D) (5-2 A5).
- Transmit (C) (Attention Key):
 1. Press Attention key.
 2. Turn on 'EOT' (E6).
 3. Encode and transmit (C) (5-2 A5).
 4. Bring up A Reset Gate (A8).
 5. Turn off 'EOT' when (C) is transmitted (E6).
 6. Go to receive control mode.
- Transmit (C) (CR Key):
 1. Press CR key.
 2. Turn on 'CR' (D8).
 3. Detect CR and turn on 'Auto EOT' (E4).
 4. Transmit CR.
 5. Turn on 'EOT' (E6).
 6. Steps 3 through 6 above.
 7. Turn off 'CR' (D8).
- Receive (D) in Receive Control Mode:
 1. Recognize (D) (B4).
 2. Bring up B Set Gate (B8).
 3. Go to receive text mode.
- Receive (C) in Receive Control Mode:
 1. Recognize (C) (C4).
 2. Bring up A Set Gate and B Set Gate (B8, C8).
 3. Go to control receive mode.
 4. From control receive terminal will automatically go to transmit text and send (D) (See first objective).



Objectives

- Interrupt Incoming Message:
 1. Press Attention key
 2. Turn on 'Interrupt'--IB Latch is off
 3. Start 200 MS Singleshot
 4. Hold up Serial Data Out for 200 MS space
 5. Turn off 'interrupt' and 'IB Latch' when key is released
 6. 'IB' latch prevents sending a space instead of a © during transmit operations
- C 7. Halt 1 prevents sending a © instead of a space during receive operations



Objectives

- Send Repetitive Characters:
 1. Press and hold one of the typamatic keys (D2).
 2. Load character to both 1B and 2B.'
 3. After 100 MS turn on 'type' (D4).
 4. Allow Print Out to come up when print cycle completes (D6).
 5. Begin new print cycle.
 6. Reset 2B in normal manner (C5).
 7. Turn off 'type' (D4).
 8. Repeat steps 3 through 6 until key is released.
- Force 2B Reset:
 1. 'TYP 2B reset' (D4) forces a 2B reset:
 - a. when Attn is pressed.
 - b. when going to control receive.
 - c. when terminal is switched to Local.
 - d. when CR is pressed.




Diagram 5-12. Mode Control, All Features (2740-1)

A

B

C

D

E

F

G

H




Diagram 5-13. Record Checking and Auto EOB Flow (2740-1)

Diagram S-14. Transmit EOB and LRC Characters (2740-1/2740-2)






Diagram 5-15, Receive Check/Answerback (2740-1)



- OBJECTIVES**
Terminal in Receive Answerback Mode
- Receive (Y) :
 1. Recognize (Y) in 1B (A2).
 2. Bring up D Reset Gate (C4).
 - Receive (D) :
 1. Not (Y) brings up 2B Inhibit (B2).
 2. Turn on '2B set' (A3).
 3. Load only B-bit to 2B (B3) and print hyphen.
 4. Turn on 'end of state' (C3) and ring alarm bell (D3).
 5. Bring up F Set Gate (D5).
 - Receive (D) (reverse Transmission):
 1. Recognize (D) in 1B (C2).
 2. Bring up A Reset Gate, B Set Gate, and D Reset Gate (C5).

*Multiple ANDs


Diagram 5-16. Receive Check Answerback (2740-2)



- OBJECTIVES**
- Receive (Y) for answerback:
 1. Receive and recognize (Y) (C4).
 2. Bring up D Reset Gate (A7) and EOT Gate (B7).
 3. Go to transmit text mode and send (C).
 - Receive (N) for answerback (Not (Y)):
 1. Receive (N).
 2. Bring up Receive Negative Answer Back (A6).
 3. Bring up D Reset Gate (A7).
 4. Go to Transmit Text and resend message.
 - Receive (C) as answerback:
 1. Receive and recognize (C) (C4).
 2. Turn on 'rekey'--data check (C7).
 3. Ring alarm bell.
 4. Bring up Set Control Receive (B6).
 5. Go to control receive mode.
 - Receive (D) as answerback (reverse transmission):
 1. Receive and recognize (D) (D4).
 2. Bring up A Reset Gate, B Set Gate, and D Reset Gate (D7).
 3. Go to receive text mode.


*Multiple ANDs


Diagram 5-17. Receive EOB and LRC Characters (2740-1/2740-2)



- OBJECTIVES**
- Receive EOB Char:
 1. Receive (B) to S reg (2B).
 2. Start control clock
 3. Turn on 'set LRC reg' --same time as 1B Set (C2).
 4. Load 1B then LRC reg with (B) (B2, C2).
 5. Bring up 2B Inhibit (B4).
 - Go To Receive LRC:
 1. Detect (B) (A3).
 2. Bring up L Set Gate (A5).
 - Receive LRC Char:
 1. Receive and load LRC char to LRC reg --same as (B)
 2. Block parity check of LRC char (See Diagram 2-1).
 3. Turn on 'parity error or not S8' (A2).
 4. Turn on '2B set' --2B Inhibit is held up by 'L' (A4).
 5. Sample LRC reg (C4).
 6. If error, turn on 'error' (C5).
 7. Turn on 'end of state' in either case (C5).
 8. When 'operate' turns off bring up D Set Gate and L Reset Gate (C5).

Diagram 5-18. Transmit Check Answerback (2740-1/2740-2)





Objective:

- Perform EOB Check When CR Key is Pressed:
 1. Press Carrier Return Key, decode CR code.
 2. Turn on Auto EOB, return carrier.
- D
 3. Turn on EOB Trigger, Transmit (B) .
 4. Gate LRC character to 1B-Reg and Transmit.
 5. Go to Receive Check Answerback Mode.
 6. a. Receive (Y) , return to transmit text.
 - b. Receive (N) (Not (Y))
 1. Turn on 'force CR'.
 2. Perform CR
 3. Switch in TERM--transmit CR Char.
 4. Switch in MPLX--bring up C1 Gate. Reset CR from 1B.

Diagram 5-19. Automatic EOB (2740-1)




Diagram 5-20. Station Control (2740-1)

OBJECTIVES

- Receive (C):
 1. Receive and recognize (C) (A4).
 2. Bring up Set Control Receive (B5).
- Receive (S):
 1. Receive and recognize (S) (C4).
 2. Bring up A Reset Gate--control address mode (D6).
- Receive Terminal Address:
 1. Recognize address character--station (G4)--Group (F4)--All Call (C4).
 2. Bring up F Set Gate--control-address/selected mode (G6, F6, D6).
- If all -call or group address determine if master or slave:
 1. Bring up B Reset Gate if jumpered for slave (E6).
- Receive Space:
 1. Receive and recognize Space (H4).
 2. Bring up A Set Gate if master--Transmit status answerback (H6).
 3. Bring up E Set Gate if slave--control selected slave mode (G6).
- Receive (D) after positive answerback:
 1. Receive and recognize (D) (I4).
 2. Bring up F Reset Gate--receive text mode (I6).





Diagram 5-21. Receive Addressing Character Sequence, Master or Slave (2740-1/2740-2)

Diagram 5-22. Addressing, Transmit Status Answerback, (2740-1) Part 1 of 3






Diagram 5-22. Addressing, Transmit Status Answerback,(2740-2) Part 2 of 3






Diagram 5-22. Addressing, Transmit Status Answerback, (2740-2) Part 3 of 3



OBJECTIVES

- Receive (C):
 1. Receive and recognize (C) (A5).
 2. Bring up Set Control Receive (A6).
 3. Go to control receive mode (A9, B9).
- Receive address character:
 1. Receive and recognize address (C5).
 2. Bring up Station Address Code (C7).
 3. Go to intermediate polling mode (C9, D9).
- Receive Space:
 1. Receive and recognize space (E5).
 2. Sample 'bid' trigger:
 - a. If 'bid' on, go to transmit text mode (D9).
 - b. If 'bid' off, go to transmit poll answerback mode (E9).
 - c. Fail to receive space, go to text non-selected mode (E7).

Diagram S-24. Transmit Poll Answerback (2740-1/2740-2)



Transmit - Control Sequence :

MPLX / Space

TERM (D) Text (C)

A

B

C

D

E

F

G

H




Diagram 5-25. Transmit Control with Dial Up (2740-1)




Diagram 5-26. Transmit Control (2740-1)




Diagram 5-27. Mode Control, Part 1 of 2 (2740-2)







Diagram 5-27. Mode Control, Part 2 of 2 (2740-2)




*Multiple ANDs

Diagram 5-28. Mode Control (2740-2)



NOTE: Enter Timeout
 The 15 second time-out circuit is active during enter operation if the terminal is in communicate mode. The circuit is enabled by the first transmit answerback after the terminal is turned on. The purpose of the enter time-out is to assure the terminal availability to receive messages if the operator inadvertently leaves the terminal in enter mode or if there is too great a time lapse (15 seconds) between two consecutive operator actions during communicate-enter operations.


Diagram 5-29. Enter (2740-2)




OBJECTIVES

- Begin Enter Operation:
 1. Press Enter key (A2).
 2. Turn on 'initial lowercase' if necessary (A5).
 - a. Start I/O Motor (A8).
 - b. Downshift (A5).
 3. Reset Buffer Address (Sheet 2, E2).
 4. Turn on 'enter' (B5).
 - a. Bring up Inhibit Status (A7).
 - b. Unlock keyboard (Sheet 2, B6).
- Type a Character and Load to 2B:
 1. Bring up Strobe (C5).
 2. Transfer contents of transmit contacts (C6).
- Store Character in Memory:
 1. Bring up Memory Go (Sheet 2, E3).
 2. Bring up Memory Buffer Set Gate if bit in 2B during Bfr. Adr. Times (C8).
 3. Flip 'odd parity' as each bit is stored (Sheet 2, D8).
 4. If in error bring up Buffer VRC at BAT 6 (Sheet 2, D7).

* One AND For Each I/O Integrator Line (Each 2740 Character Bit)
 ** One AND For Each (B) Bit (A 842C)





Note: In the Enter Mode, Transfer a Character (Numeral 4) from Keyboard to 2B, then from 2B to Memory

A

B

C

D

E

F

G

H






Diagram 5-32. Transmit (2740-2)

Diagram 5-33, Transmit (2740-2)



- OBJECTIVES**
- GENERATE (D) (8, 2, 1, BITS) AFTER SUCCESSFUL POLL:
 1. BRING UP IB GENERATE (E4).
 2. START CONTROL CLOCK (G4).
 3. BRING UP IB SET (B3).
 4. NOT TRANSMIT ANSBK NOT EOT BLOCKS SET OF 'IB4' AND 'IB7' (C4).
 - TRANSFER CHARACTER TO S REGISTER:
 1. 'S REGISTER EMPTY' TURNED ON BY NOT SEND (FROM PREVIOUS MODE) OR WHEN S REGISTER EMPTIED FOLLOWING TRANSMISSION OF PREVIOUS CHARACTER (A4).
 2. TURN ON 'ENTER SERDES GATE' AND BRING UP S REGISTER RESTORE (A8 AND C8).
 3. TURN ON 'ENTER SERDES' (A10).
 - TRANSMIT CHARACTER:
 1. SERDES CLOCK RUNS CONTINUOUSLY DURING SEND OPERATIONS (E8).
 2. CHARACTER IS SHIFTED TO SERIAL DATA OUT LINE
 - RESET IB REGISTER:
 1. START CONTROL CLOCK (G4).
 2. BRING UP IB RESET (E4).
 - LOAD IB FROM BUFFER STORAGE:
 1. BRING UP MEMORY GO (D10).
 2. SCAN CHARACTER TO IB.
 - DETECT FINAL CHARACTER FROM MEMORY:
 - A. IF (B) (CHECKING)
 1. RECOGNIZE (B) (G7).
 2. TURN ON 'END OF STATE' (F9).
 3. PREVENT IB RESET (E4).
 4. GO TO TRANSMIT LRC MODE (G12).
 5. RESET IB DURING MODE CHANGE (E4).
 - B. IF (C) (WITHOUT CHECKING)
 1. RECOGNIZE (C) WHILE IN IB (F7).
 2. TURN ON 'END OF STATE' (F9).
 3. WHEN (C) IS TRANSMITTED, BRING UP SET CONTROL RECEIVE (F12).
 4. GO TO CONTROL RECEIVE.
 5. RESET 'END OF STATE' (F9) AND IB (E4) WITH MODE CHANGE.

* MULTIPLE ANDs.

NOTE: BECAUSE S REG TRIGGERS ARE RESTORED ON, THE "NO BITS" FROM THE IB REG ARE LOADED INTO THE S REG.

SET CONTROL RECEIVE → GO TO CONTROL RECEIVE MODE

GO TO TRANSMIT LRC (CHECKING)

2

3

4

5

6

7

8

9


A

B

D

E

NO.	SIGNAL NAME	SP	LOGIC
1	SDCAC1	G1D05	AA052
2	SDCAC2	G1D04	AA052
3	SD1	H2D05	AA061
4	SD2	H2D04	AA061
5	SD3	H2D02	AA061
6	SDAC	G1D07	AA052
7	S Reg Empty	G2B03	AA131
8	Enter Serdes Gate	G2D06	AA131
9	Enter Serdes	D6J12	AA501
10	S8-Stop Bit	H4D07	AA021
11	S7-C Bit	H4D10	AA021
12	S6-1 Bit	H4J11	AA021
13	S5-2 Bit	H4B12	AA021
14	S4-4 Bit	H4G02	AA031
15	S3-8 Bit	H4J13	AA031
16	S2-A Bit	H4G09	AA031
17	S1-B Bit	H4J06	AA031
18	S0-Start Bit	H4G07	AA031
19	SER Data Out	D6B03	AA501
20	CC1	F7D07	AA051
21	CC2	F7D04	AA051
22	S Reg Empty	G2B03	AA131
23	SDCAC1	G1D05	AA052
24	SDAC	G1D07	AA052
25	Enter Serdes Gate	G2D06	AA131
26	Enter Serdes	D6J12	AA501
27	S0	H4G07	AA031
28	C1	H2G04	AA071
29	C2	H2G07	AA071
30	IB Reset	D6J09	AA501
31	Memory Go	E4G12	DD122
32	Write	E4J02	DD121
33	BFR Address 1	F6J05	DD081
34	Vertical Current Control Gate	E4D12	DD121
35	Horz Current Control Gate	E6J04	DD092
36	Memory BFR	M4J13	DD011
37	IB3	D4D05	AA184
38	IB Full	D4B04	AA184



Note:
Transfer character (Numeral 4) from IB to Serdes and begin transmission, then read from memory (Numeral 8) and store in IB.

A

B

C

D

E

F

G

H





Diagram 5-35. Buffer Print (2740-2)



NOTE: MEMORY GO CANNOT START STORAGE TIMING DURING IB GENERATE, 2B SET, STROBE, RESET BUFFER ADDRESS, OR REVERSE COUNTING SEQUENCE.
 *MULTIPLE AND'S, AT LEAST ONE FOR EACH MAGNET DRIVER.
 **PRESENT ONLY ON BUFFERED RECEIVE MACHINES.

1. LOCAL: IN ENTER, PRESS BID KEY (C2). DOWNSHIFT IF NECESSARY (C3), STORE STOP CODE (B) (C5), SET BUFFER PRINT (A8), RESET BUFFER ADDRESS (F4), AND TURN OFF ENTER.
2. RESET 2B WHEN STOP CODE IS STORED (G7).
3. MEMORY GO (E4) AND READ OUT CHARACTER TO 2B (D7, E7). DROP MEMORY GO (E4).
4. PRINT OUT OR PERFORM I/O PRINTER FUNCTION (C11) AND RESET 2B (F7). (a.) BLOCK SHIFT AND PRINT "-" IF INCORRECT CASE (G9). (a.) IF NO STOP CODE IS STORED, END-OF-MEMORY DECODES AS A STOP CODE (B3).
5. TURN OFF BUFFER PRINT (A8).
6. LOCAL ONLY:
 SET EDIT CTRL 3 (A10) AND REVERSE BUFFER ADDRESS ONE CHARACTER (A12). STOP CODE IS STORED AT THIS ADDRESS.
7. TURN ON ENTER AUTOMATICALLY (B11). NOTE: INITIAL LOWER CASE JUST BEFORE STOP CODE LEAVES I/O PRINTER IN LOWER CASE.
8. TURN OFF EDIT CTRL 3 (A10). ENTRY MAY BE CONTINUED FROM THE END OF PRINTOUT, THE RESET KEY MAY BE PRESSED TO START OVER, OR ANOTHER PRINTOUT MAY BE INITIATED BY PRESSING THE BID KEY.

A

B

C

D

E

F

G

H





Diagram 5-37. Buffered Receive (2740-2)

Diagram 5-38. Buffered Receive (2740-2)



- OBJECTIVES:
1. GO INTO RECEIVE TEXT MODE
 2. BRING UP 'RECEIVE TEXT BUFFER' AND 'RECEIVE TEXT BUFFER OR ENTER'. (A3, A5)
 - a) INHIBIT 'PRINT OUT' LINE (D6)
 - b) GATE 'MEMORY GO' LINE (E8)
 - c) GATE 2B TO 'MEMORY BUFFER' TRIGGER (B8)
 - d) GATE 'BUFFER 2B RESET' TRIGGER (E3)
 - e) INHIBIT 'INCORRECT CASE' ERROR (D11)
 - f) STORE " " FOR PARITY ERROR OR NOT 58 (A5)
 3. GATE BITS SEQUENTIALLY FROM 2B TO 'MEMORY BUFFER' TRIGGER (B7)
 4. RUN MEMORY TIMING FOR A CHARACTER CYCLE AND STORE THE BITS. (C9)
 5. DO NOT STORE (B). (B2)
 6. STORE (C) AND START BUFFER PRINT. (5-41)

** PRESENT ONLY WITH BUFFERED RECEIVE.

A

B

C


D

E

F

G


H



* Note:
Prevents Line Type until
Enter Key is pressed
again.

Diagram 5-39. Line Type (2740-2)

Diagram 5-40, Line Type (2740-2)



OBJECTIVES

- **PREPARE FOR LINE TYPE:**
 1. TURN ON 'RESET BUFFER' (A5).
 2. TURN OFF '2B UPPER CASE' (C9).
 3. SHIFT I/O TO LOWERCASE--IF NECESSARY (A12).
 4. INHIBIT STROBE (A12).
 5. TURN ON 'STORE STOP CODE' (A9).
 6. LOAD STOP CODE--BRING UP MEMORY GO (B12).
 7. TURN OFF 'LINE TYPE INHIBIT' (B5).
 8. RESET BUFFER ADDRESS (B12).
- **BEGIN LINE TYPE:**
 1. TURN ON 'LINE TYPE' (C5).
 2. TURN ON 'BUFFER PRINT' (C12).
 3. TURN OFF 'ENTER' (C12).
- **READ OUT CHARACTER FROM MEMORY:**
 1. BRING UP MEMORY GO (B12).
- **IF SHIFT CHARACTER:**
 1. UPPERCASE--TURN ON '2B UPPERCASE' (C9).
 2. LOWERCASE--TURN OFF '2B UPPERCASE' (C9).
- **IF CARRIER RETURN CHARACTER:**
 1. TURN ON 'EDIT CONTROL 3' (E5).
 2. PERFORM CARRIER RETURN.
 3. TURN OFF 'BUFFER PRINT' (F12).
 4. SHIFT I/O TO LOWERCASE--IF NECESSARY (A12).
 5. TURN ON 'ENTER' (F12).
 6. TURN OFF 'LINE TYPE' (C5).
 7. TURN OFF 'EDIT CONTROL 3' (E5).


- **IF STOP CODE CHARACTER:**
 1. TURN ON 'EDIT CONTROL 3' (E5).
 2. TURN ON 'LINE TYPE INHIBIT' (B5).
 3. BRING UP REV CTG SEQ SET GT--BACK UP 1 ADDRESS (D12).
 4. DO PRECEDING STEPS 3 THROUGH 7.
- **PRESS BID AFTER LINE TYPE:**
 1. TURN ON 'STORE STOP CODE' (A9).
 2. TURN ON 'STORE LC CODE' --IF NECESSARY (E8).
 - a. BRING UP EDIT 3 (E5).
 - b. BRING UP MEMORY GO--STORE LC CODE.
 3. STORE STOP CODE.
 4. RESET '2B UPPERCASE'--IF NECESSARY (C9).
 5. RESET 'STORE LC CODE' --IF NECESSARY (E8).
 6. RESET BUFFER ADDRESS (DIAGRAM 4-16).
 7. TRANSMIT WHEN POLLED, OR BUFFER PRINT.

EDIT 3
BLOCKS ODD PARITY AC INPUT DD141
TURN ON REKEY RESET DD181

(NOT) BAT 5
(NOT) BAT 6
(NOT) BAT 7
(NOT) MEMORY BUFFER

MEMOR BUFFER SET GATE EDIT
(LOADS LC TO MEMORY)

MEMORY BUFFER GATE EDIT
(PREVENTS STORING CHAR
IN 2B--STOP CODE--
UNTIL LC IS STORED)



Line Type Complete. Operator may now Enter, Line Return or Perform another Line Type.

A

B

C

D

E

F

G

H





Diagram 5-42. Line Return (2740-2)



- OBJECTIVES**
- BEGIN LINE RETURN:
 1. TURN ON 'LINE RETURN' (A5).
 2. TURN ON 'LINE TYPE OR LINE RETURN OP' (C6).
 3. SHIFT I/O TO LOWER CASE--IF NECESSARY (A12).
 - BACKUP ONE ADDRESS:
 1. TURN ON 'EDIT CONTROL 1' (B10).
 2. BRING UP REV CTG SEQ SET GT (B12).
 3. TURN ON 'EDIT CONTROL 2' (B8).
 4. TURN OFF 'EDIT CONTROL 1' (B10).
 - PREPARE TO READOUT CHARACTER FROM MEMORY:
 1. TURN ON 'BUFFER PRINT' (B12).
 2. TURN OFF 'ENTER' (C12).
 3. BRING UP MEMORY GO (C12).
 - IF CHARACTER IS:
 1. UPPER CASE--TURN OFF '2B UPPER CASE' (E5).
 2. LOWER CASE--TURN ON '2B UPPER CASE' (E5).
 3. TURN ON 'BUFFER 2B RESET' (E12).
 4. TURN ON 'REVERSE COUNT ONCE' (A8).
 - BACKUP TWO ADDRESSES:
 1. TURN OFF 'EDIT CONTROL 2' (B8).
 2. TURN ON 'EDIT CONTROL 1' (B10).
 3. BRING UP REV CTG SEQ SET GT (B12).
 4. TURN ON 'EDIT CONTROL 2' (B8).
 5. TURN OFF 'EDIT CONTROL 1' (B10).
 - READ OUT NEXT CHARACTER:
 1. BRING UP MEMORY GO (C12).
 - DETECT CARRIER RETURN CHARACTER:
 1. TURN ON 'EDIT CONTROL 3' (G5).
 2. BRING UP STOP CODE (E6).
 3. TURN OFF 'BUFFER PRINT' (F12).
 4. RESET 2B REG (E12).
 5. TURN ON 'ENTER' (F12).
 6. TURN OFF 'LINE RETURN' (A5).
 7. TURN OFF 'REVERSE COUNT ONCE' (A8).
 8. TURN OFF 'EDIT CONTROL 3' (G5).
 - PRESS UPPER CASE KEY WITH '2B UPPER CASE' ON:
 1. BRING UP STOP CODE (E6).
 2. TURN ON 'BUFFER 2B RESET' (E12)--RESETS CHARACTER BEFORE IT CAN BE STORED.
 - PRESS PRINT KEY WITH '2B UPPER CASE' ON:
 1. BRING UP EDIT 3 (G10).
 2. BRING UP MEMORY GO (C2).
 3. FORCE LC CHARACTER INTO MEMORY (G12).
 4. PREVENT 2B RESET (E12).
 5. MEMORY GO STAYS UP (C12).
 6. LOAD PRINT CHARACTER.
 7. TURN OFF 'LINE TYPE OR LINE RETURN OP' (C6).

Diagram 5-44. Line Return (27/40-2)






Diagram 5-45. Header Control (2740-2)





C Objectives

- **Insert Ledger Card:**
 1. Pull Guide toward front of terminal.
 2. Turn on 'drive down'.
 3. Lower feedrolls.
 4. Drop status, run I/O motor, lock keyboard.
 5. Push Guide toward rear of terminal.
 6. Turn off 'drive down'.
 7. Turn on 'drive up'.
 8. Raise feedrolls.
 9. Turn off 'drive up'.
 10. Bring up status, stop I/O motor (if no other condition to run the motor is present), unlock keyboard.
- **Split Platen:**
 1. Do steps 1 through 5.
 2. Pull left platen knob.
 3. Turn on 'platen split'.
 4. Lock keyboard.





Diagram 5-47. Terminal to Line Adapter Interface (All Terminals), Part 1 of 5




Diagram 5-47. Terminal to Line Adapter Interface (All Terminals), Part 2 of 5




Diagram 5-47. Terminal to Line Adapter Interface (All Terminals), Part 3 of 5




Diagram 5-47. Terminal to Line Adapter Interface (All Terminals), Part 4 of 5





Diagram 5-47. Terminal to Line Adapter Interface (All Terminals), Part 5 of 5



E Objective


- Transmit message from 2760 via 2740-1.

1. Probe operation at the 2760 starts the 2760 oscillator, sets OIU 'send' latch and brings up 'bid N/O OIU' from 2760.
2. 'Clear to send' ANDed with 2760 'send' brings up 'on line' which allows position counter advance and 'gate out' to take place.
3. The 2760 position counter advances to generate the initial PRE, O sequence followed by gate out of Image Index Counter and V- and H-registers to the 2760 output bus.
4. 'Gate output bus' ANDed with the output bus lines in the 2760 brings up the 1B-reg bit lines from the 2760 each time the position counter advances.
5. For each character time 'gate out' comes up in the 2760 to bring up 'gate out strobe OIU' which sets the 'strobe O' latch and the 'strobe' latch in sequence.
6. The bits are gated into the 1B-register by 'strobe'.
7. A basic 2740-1 cycle transmits the character via the S-register.
8. 'Position 8' count and 'gate output bus' in the 2760 bring up 'EOB N/O OIU' to initiate a basic 2740 EOB/LRC sequence.
9. 'Restart OIU' from 2760 initiates 'restart' at the 2740 if an error is detected at EOB/LRC time.
10. 'Receive answerback,' 'not F,' 'not D,' and 'not B' in the 2760 bring up 'send EOT to 2740.' 'EOT N/O OIU' from 2760 sets 'EOT Trigger' which brings up '1B generate' to send EOT.

NOTE: While the 2760 is transmitting, 'Keyboard lock OIU' from the 2760 locks the I/O printer keyboard.

H

Diagram 5-48. Interface, Part 1 of 2 (2760 to 2740)



Objective

- E**
- Receive Ⓞ, PRE, o, F, A₁, A₂, EOB, LRC by 2760 with status.
1. Ⓞ received to activate terminal.
 2. PRE (A8421) decoded in 1B-register.
 3. 1B-reg A, 2, 1 bits and (not) B bit ANDed with 'invalid character' brings up 'prefix' line to 2760.
 4. "o" (B42) received in S-reg and sent to 2B-register via 1B-register.
 5. The 2760 decodes "o" on the 2B-register lines from the 2740-1. (All 2B-register bits are sent to 2760.)
 6. The 2760 sends 'inhibit print OIU' to the 2740 to turn off I/O motor and inhibit printout.
- F**
7. 2B-register is reset by '2B reset OIU' from the 2760.
 8. The text message F, A₁, A₂ is received via S-reg, 1B-reg, 2B-reg, and 2B-reg lines to 2760.
 9. The message is ended by EOB/LRC sequence.
 10. LRC checking is initiated. If there is an error in the message, 'error set gate OIU' from the 2760 sets 'error' trigger in the 2740 which generates a negative answerback. (The 'error' trigger is also set when errors are detected by the 2740-1.)
- Message to 2760 without Status
1. Ⓞ, PRE, o selects 2760
- G**
2. Status inhibit' in 2760 becomes 'status inhibit OIU' in the 2740-1 to bring up 'paper OIU' and '(not) paper 2 OIU' at the 'status' latch.
 3. Status' latch is reset to drop status
 4. Terminal is reset to A B mode.
- Message to 2740-1
- If either the PRE or the "o" character is missing from the message, the 2740 is enabled and the message is directed to the I/O printer.

H

Diagram 5-48. Interface, Part 2 of 2 (2740 to 2760)

READER'S COMMENT FORM

IBM 2740-1/2740-2/2741 Communications Terminals
FEMDM

SY27-0014-3

• How did you use this publication?

- As a reference source
- As a classroom text
- As a self-study text

• Based on your own experience, rate this publication . . .

- | | | | | | |
|------------------------|------|------|------|------|------|
| As a reference source: | Very | Good | Fair | Poor | Very |
| | Good | | | | Poor |
| As a text: | Very | Good | Fair | Poor | Very |
| | Good | | | | Poor |

• What is your occupation?

• We would appreciate your other comments; please give specific page and line references where appropriate. If you wish a reply, be sure to include your name and address.

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

READER'S COMMENT FORM

IBM 2740-1/2740-2/2741 Communications Terminals
FEMDM

SY27-0014-3

• How did you use this publication?

- As a reference source
- As a classroom text
- As a self-study text

• Based on your own experience, rate this publication . . .

- | | | | | | |
|------------------------|------|------|------|------|------|
| As a reference source: | Very | Good | Fair | Poor | Very |
| | Good | | | | Poor |
| As a text: | Very | Good | Fair | Poor | Very |
| | Good | | | | Poor |

• What is your occupation?

• We would appreciate your other comments; please give specific page and line references where appropriate. If you wish a reply, be sure to include your name and address.

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

Staple

Staple

YOUR COMMENTS, PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, help us produce better publications for your use. Each reply is carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in using your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

YOUR COMMENTS, PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, help us produce better publications for your use. Each reply is carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in using your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

Fold

Fold

Fold

Fold

FIRST CLASS
PERMIT NO. 155
RALEIGH, N. C.

FIRST CLASS
PERMIT NO. 155
RALEIGH, N. C.

BUSINESS REPLY MAIL
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

POSTAGE WILL BE PAID BY . . .

IBM Corporation
P. O. Box 12275
Research Triangle Park
North Carolina 27709

IBM Corporation
P. O. Box 12275
Research Triangle Park
North Carolina 27709

Attention: Product Publications, Dept. 860

Attention: Product Publications, Dept. 860

Fold

Fold

Fold

Fold

Cut Along Line

Cut Along Line

IBM 2740-1/2740-2/2741 Printed in U.S.A. SY27-0014-3

IBM 2740-1/2740-2/2741 Printed in U.S.A. SY27-0014-3

IBM

International Business Machines Corporation


Field Engineering Division

IBM

International Business Machines Corporation

Field Engineering Division






SY27-0014-3


IBM 2740-1/2740-2/2741 Printed in U.S.A. SY27-0014-3

IBM

International Business Machines Corporation
Field Engineering Division
112 East Post Road, White Plains, N.Y. 10601




DETAIL A






DETAIL B

F1 IS 4.0 ASB FOR 112.5 AND 123.5 VAC
 F1 IS 2.0 ASB FOR 195 THRU 235 VAC






SEE DETAIL A FOR 208/230V 60HZ
 SEE DETAIL B FOR WORLD TRADE
 NOTE: DO NOT WIRE 115 VAC 60HZ INTO P/N
 1176654 OR 208/230 VAC 60HZ INTO P/N 1176777




NOTE
 X IF THE +12V SLT SUPPLY IS BELOW 11.7 VDC, CHANGE THE TRANSFORMER TAPS ON THE SECONDARY WINDING FROM POSITIONS 2 AND 4 TO POSITIONS 1 AND 5 IF NOT DONE ALREADY
 XI +12V GOES TO L3 BUT IS NOT USED IN THE MACHINE

DATE	E.C. NO.	DATE	E.C. NO.	POWER SUPPLY - SCHEMATIC
16 DEC 65	506021	MAY 67	306754	
4 AUG 66	506352	AUG 67	306762	PART NO. 1176191 PAGE NO. 2000
16 AUG 66	506826	APR 68	307100	IBM 2741
24 FEB 67	507567			



- NOTES
- X THIS WIRE REMOVED ON MACHINES WITH RED RIBBON CONTROL FEATURE
 - XI WIRING INSTALLED FOR RED RIBBON CONTROL FEATURE
 - XII WIRING INSTALLED FOR PRINT INHIBIT FEATURE
 - XIII MOVE THIS WIRE FROM S4 TO S3 ON MACHINES WITH PRINT INHIBIT FEATURE
 - XIV THIS WIRING MAY BE PRESENT ON SOME MACHINES WITH THE TRANSMIT INTERRUPT FEATURE INSTALLED



BOTTOM SKETCH OF PRINTER SHOWING LOCATION OF TERMINAL BLOCKS

DATE	E.C. NO.	DATE	E.C. NO.	TYPEWRITER
16AUG66	506823	JUN 68	345323	WIRING SCHEMATIC
19NOV66	545071	DEC 68	346052	PART NO. 1277307 PAGE NO. 3000
27DEC66	507476	MAR70	308734	
JUN 67	345317			IBM 2741 VER 002

BOARD 01A-B1
CARD SIDE

N	I/O CABLE	POWER SUPPLY CABLE		MODEM XOVER		RPQ
M	I/O CABLE			DATA SET CABLE *SEE NOTES		RPQ
L	5803567 AA161 INTEGRATORS	5803569 AA014 MAGNET DRIVER-4	5803566 AA171 INTEGRATORS	** SEE NOTES		5803744 AA371 CHECK LOOP
K	5803567 AA162 INTEGRATORS	5803569 AA013 MAGNET DRIVER-3	5803852 AA172 INTEGRATORS	*** SEE NOTES		
J	5803569 AA011 MAGNET DRIVER-1	5803565 AA163 INTEGRATORS	5803569 AA012 MAGNET DRIVER-2	AA411 AUTO EOT AND ILC LATCH	5804515	AA141 5807365 OR 5804377 I/O CYCLE & OPERATE LATCHES
H	5800889 AA431 CARRIER RETURN LATCH	5804439 AA061 - SERDES CLOCK AA071 - CONTROL CLOCK		AA021 AA031 S REGISTER	5804440 OR 5807362	
G		AA131 S REG EMPTY, ES GATE & BID LATCHES	5804374 OR 5807364	AA221 S REGISTER RESET LOGIC	5804375	AA361 CLOCKS 539Hz & 18KHZ
F	5803849 AA401 INTERRUPT	AA121 2B SET & RESET LATCHES	5804373	AA241 AA251 PRINTER OUTPUT DECODES	5804441	5803570 AA052 SERDES CLOCK 5803086 AA051 CONTROL CLOCK
E	CE AID CABLE	AA101 STROBE 0, ENTER SERDES & EOT LATCHES	5804372 OR 5807361	AA201 - INTERRUPT, LOCAL & STROBE LATCHES AA211 - A, B & MODE CHANGE LATCHES	5804371	5804368 AA181 - 1B REG (1, 2, 4) AA182 - 1B REG (7) & INVALID CHAR
D	CE AID CABLE	AA081 AA091 2B REGISTER	5804370	AA183 - 1B REG (5 & 6) AA184 - 1B REG (3) & (4) DECODES	5807374	AA231 5804376 KEYBOARD LOCK, 1B & 2B REGISTER LOGIC LINES
C	5803846 AA671 TRANSMIT INTERRUPT	AA391 LINE CONTROL	5801324	AA421 TYPAMATIC	5806005	
B		AA651 PREFIX & RIBBON SHIFT	5807372	AA601 AUTO ADDRESS ANSWER BACK-1	5807370	5800287 AA691 PRINT INHIBIT 5800299 AA691 PRINT INHIBIT
A				AA611 AUTO ADDRESS ANSWER BACK-2	5807371	

- NOTES
- POSITION M4 - CABLE P/N 1176745 FOR 103A, 103A, 103F, 150 BAUD OR WU CLASS D CABLE P/N 1176471 FOR LIM DIST TYPE I (2 OR 4 WIRE)
 - ** POSITION L4 - CARD P/N 5803561 - AA281 - DATA SET ADAPTER
CARD P/N 5803850 - AA283 - LIMITED DISTANCE 1 ADAPTER 2W-HD OR 4W-FD
CARD P/N 5803854 - AA282 - MODEM DATA SET ADAPTER EXCEPT LIMITED DISTANCE TYPE I
 - *** POSITION K4 - CARD P/N 5801278 - AA346 - WE-WU DATA SET ADAPTER
CARD P/N 5801315 - AA341 - 103F OR 3976 MOD 1 FULL DUPLEX DATA SET ADAPTER
CARD P/N 5803855 - AA343 - 103A DIAL ADAPTER (NOT TWIN CARD)
CARD P/N 5806001 - AA344 - LIM DIST TYPE I 2W ADAPTER
CARD P/N 5806002 - AA345 - LIM DIST TYPE I 4W ADAPTER

DATE	F. C. NO.	DATE	F. C. NO.	BOARD DIAGRAM	
JUN70	308747			01A-B1	
				PART NO. 5994673	PAGE NO. 4001
				IBM 2741 VER 002	

MODES	TRIGGERS ON	
CONTROL RECEIVE	A	B
TRANSMIT TEXT	A	
RECEIVE TEXT		B
RECEIVE CONTROL		

BASIC 2741 MODES


C O D E C H A R T

6 BIT CODE
(WITH ODD PARITY CHECK BIT "▼")

PROGRAM CAP PLUGGING DIAGRAMS


CARD NO 5807371

STATION ADDRESS PROGRAMMING
FOR AUTO ADDRESS ANSWER BACK



IN THIS EXAMPLE THE ADDRESS IS F8SW

CARD NO 5804515



FOR	PLUG
* DIAL	X JUMPER
HALF DUPLEX	Y JUMPER
** FULL DUPLEX	Z JUMPER

← SHOWN PLUGGED AS AN EXAMPLE

* DIAL (X JUMPER) ALSO HAS TO HAVE FULL DUPLEX (Z JUMPER)
** FOR WU CLASS D OR 150 BAUD SCHEDULE 3A, INSERT Z JUMPER FOR ALL INSTALLATIONS



LINE CODE BIT ORDER-ALSO REPRESENTS REGISTER POSITIONS

CORRESPONDENCE	BCD			
	12 00	12 01	12 10	12 11
0000	SP SP	¢ @	- -	+ a
0001	[± f]	? /	J j	A a
0010	2 2	S s	K k	B b
0011	# 3	T t	L l	C c
0100	% 5	U u	M m	D d
0101	& 7	V v	N n	E e
0110	¢ 6	W w	O o	F f
0111	* 8	X x	P p	G g
1000	\$ 4	Y y	Q q	H h
1001) O	Z z	R r	I i
1010	Z z			
1011	(9	B b	W w	- -
1100		BY-PASS	RE-STORE	
1101		LF INDEX (LS)	CR TAB	
1110	UC SHIFT	BK SPACE	LC SHIFT	
1111	EOT	PRE-FIX		

DATE	E C NO.	DATE	E C NO.	PROGRAM CAP, CODE AND MODE CHARTS - VERSION 002
16DEC65	506021	JUN68	345323	PART NO.1277311 PAGE NO.7000
19NOV66	545071	NOV 68	346052	
27DEC66	507476	MAR70	308734	
JUN67	345317			IBM 2741

SHARED LINES FILTERS

SUB CHANNEL	PART NUMBER
1	5152725
2	5152726
3	5152727
4	5152728



THESE FILTERS ARE MOUNTED AT THE BACK OF THE STAND BENEATH THE READING BOARD

REFER TO PAGE AA352 NOTE THAT WIRE COLORS DO NOT CORRESPOND TO THE TELEPHONE TYPE CONNECTOR TERMINAL DESIGNATIONS

DATE	E.C. NO.	DATE	E.C. NO.	SHARED LINES FILTER CONNECTIONS
1 DEC 66	507247			
APR 68	307100			PART NO. 1186498 PAGE NO. 8000
				IBM 2741

MFI DESCRIPTIONS

SYMBOL	DESCRIPTION
BA	BASIC MACHINE
CE	CE AID BOX CARDS
DSFM	103F DATA SET
D/S	DATA SET 103A, 103F, WU CLASS D AND 150 BAUD SCHEDULE 3A, 3976-1
INT	RECEIVE INTERRUPT
LD14	LIM DIST TYPE 1 - 4 WIRE
LDT1	LIM DIST TYPE 1 - 2 AND 4 WIRE
MLI	ALL MODEMS EXCEPT LIM DIST TYPE 1,2 AND 4 WIRES
TYP	TYPAMATIC
WEWU	150 BAUD SCHEDULE 3A OR WU CLASS D DATA SET
103A	103A DATA SET
TI	TRANSMIT INTERRUPT
PRI	PRINT INHIBIT CPU CONTROL
RRS	RED RIBBON SHIFT
AAAB	AUTO ADDRESS ANSWERBACK

DATE	E.C. NO.	DATE	E.C. NO.	MFI DESCRIPTION
MAR70	308734			
				PART NO. 5162729 PAGE NO. 9000
				IBM 2741

SIGNAL NAME	NET NO	SIGNAL NAME	NET NO	SIGNAL NAME	NET NO.
-SERIAL DATA IN	AA351AA4			+1B SET	AA141AD4
-ODSA SERIAL DATA IN	AA281AA2			+1 CYCLE HALT	CE031AA2
-OLIM DIST SERIAL DATA IN	AA283AE4	-TAB MD	AA011AP2	+2B EMPTY	AA091AG4
-MODEM SERIAL DATA IN	AA282AA4			+2B FULL	AA091AF4
-SERIAL DATA IN	CE041AD4	-TO BK SP MD	AA251AJ4	+O2B OVERFLOW RESET	AA421BM4
-SERIAL DATA OUT	AA101AW4	-TO CHECK MD	AA241AQ4	-O2B OVERFLOW RESET-A	AA391AD4
+SERIAL DATA OUT	AA401AD4	-TO CR MD	AA251AK4	+2B REG 1-B BIT	AA081AE4
-MODEM SERIAL DATA OUT	AA282AH4	-TO INDEX MD	AA251AM4	-2B REG 1-B BIT	AA081BB4
-SET BID	AA391AB4	-TO KYBD LOCK MD	AA231AV4	+2B REG 2-A BIT	AA081AJ4
-SET LOCAL	AA391AA4	-TO KYBD SH TR MD	AA411BF4	-2B REG 2-A BIT	AA081AH4
+SET LOCAL EXT	AA391AA7	-TO NON PRINT MD	AA251AN4	+2B REG 3-B BIT	AA081AN4
+SHARED LINE 2W CLEAR TO SEND	CC051AA6	-TO RI MD	AA241AL4	-2B REG 3-B BIT	AA081AM4
+SHARED LINE 2W RECEIVED DATA	CC051A74	-TO R2 MD	AA241AS4	+2B REG 4-4 BIT	AA081AS4
+SHARED LINE 4W CLEAR TO SEND	CC041AA6	-TO R2A MD	AA241AN4	-2B REG 4-4 BIT	AA081AR4
+SHARED LINE 4W RECEIVED DATA	CC041BD4	-TO R5 MD	AA241AD4	+2B REG 5-2 BIT	AA081AW4
-SHIFT LAT KNOCK OFF MD	AA014AC2	-TO SHIFT MD	AA251AS4	-2B REG 5-2 BIT	AA081AV4
-SHIFT MD	AA012AD2	-TO TAB MD	AA251AL4	+2B REG 6-1 BIT	AA081BA4
-SHARED LINE 2W CARRIER	CC051AZ4	-TO T1 MD	AA241AF4	-2B REG 6-1 BIT	AA081AZ4
+SHARED LINE 4W CARRIER	CC041BE4	-TO T2 MD	AA241AB4	-2B REG 7-C BIT	AA091AC4
SHARED LINE 2W LINE 1	CC051AX2	-TRANSMIT DATA	AA351AC4	-2B RESET	AA121AK4
SHARED LINE 2W LINE 2	CC051AX6	-OE1A TRANSMIT DATA	AA281AB2	-O2B RESET	AA421BN4
SHARED LINE 4W XMIT LINE 1	CC041AV2	-T1 MD	AA013AC2	+2B RESET LATCH	AA121BE2
SHARED LINE 4W XMIT LINE 2	CC041AV6	-T2 MD	AA013AD2	+2B SET	AA183AN4
+S REGISTER EMPTY	AA131AF2			+X2B SET	AA121AZ2
+XS REGISTER EMPTY	AA131BM4			-2B SET	AA121AZ6
-S REG EMPTY SET GATE	AA221AX4			-X2B SET	AA231AY4
-S REGISTER RESTORE	AA101AT4			-2B SET RESET GATE	AA231AN4
-S REGISTER TP	AA021AB4			-2B SET SET GATE	AA121BQ4
+S REG 0-START BIT	AA031BA2	+UPPER CASE 1	AA171AG2	-O2B SET SET GATE	AA371AC4
-S REG 0-START BIT	AA031BA6			-O2B SET SET GATE	AA421AV4
-S REG 0 RESET	AA221AV4				
+S REG 1-B BIT	AA031AV2				
-S REG 1-B BIT	AA031AV6				
-S REG 1 RESET	AA221AP4				
+S REG 2-A BIT	AA031AQ2	+1B EMPTY	AA184AL4		
-S REG 2-A BIT	AA031AQ6	+1B FULL	AA184AG4	+4B VOLTS	AA261AA4
-S REG 2-RESET	AA221AN4	+1B FULL	AA391AP4		
+S REG 3-8 BIT	AA031AK2	+1B GENERATE	AA182AA4		
-S REG 3-8 BIT	AA031AK6	-1B GENERATE	AA201AX4		
-S REG 3 RESET	AA221AM4	-1B1 LITE-B BIT	CE021AD4		
+S REG 4-4 BIT	AA031AE2	-1B2 LITE-A BIT	CE021AF4	+A-B BIT 5	AA611SR4
-S REG 4-4 BIT	AA031AE6	-1B3 LITE-B BIT	CE021AH4	+A-B BIT 6	AA611SS4
-S REG 4 RESET	AA221AL4	-1B4 LITE-4 BIT	CE021AK4	+A-B BIT 7	AA611SM4
+S REG 5-2 BIT	AA021AX2	-1B5 LITE-2 BIT	CE021AM4		
-S REG 5-2 BIT	AA021AX6	-1B6 LITE-1 BIT	CE021AP4	-AUTO ADD LATCH	AA601SD4
-S REG 5 RESET	AA221AK4	-1B7 LITE-C BIT	CE021AS4	-AUTO EOT SET GATE	AA601SR4
+S REG 6-1 BIT	AA021AS2	+1BOK	AA371BB4		
-S REG 6-1 BIT	AA021AX6	+O1BOK	AA231BD4		
-S REG 6 RESET	AA221AJ4	+1B REG 1-B BIT	AA181BB4	-CHARACTER 1	AA601SV4
+S REG 7-C BIT	AA021AM2	-1B REG 1-B BIT	AA181BE4	-CHARACTER 2	AA601SW4
-S REG 7-C BIT	AA021AM6	+1B REG 2-A BIT	AA181BC4	-CHARACTER 3	AA601SN4
-S REG 7 RESET	AA221AH4	+O1B REG 2-A BIT	AA431AG4	-CHARACTER 4	AA601SM4
+S REG 8-STOP BIT	AA021AG2	-1B REG 2-A BIT	AA181BF4	-INVALID CHARACTER	AA651SX4
-S REG 8-STOP BIT	AA021AG6	+1B REG 3-8 BIT	AA184AN4	-KYBD LOCK EXT	AA231AS7
+STOP CLOCK	CE011AY2	-1B REG 3-8 BIT	AA184AP4	+PREFIX	AA651SH2
-STOP CLOCK	CE011AY6	+1B REG 4-4 BIT	AA181AM4	+PRINT INHIBIT LATCH	AA691SP4
-STOP CLOCK AC RESET	CE031AW4	-1B REG 4-4 BIT	AA181BF4	-NON PRINT HOLD MD	AA691SR2
-STOP CLOCK RESET GATE	CE031AU4	+1B REG 5-2 BIT	AA183AU4	-RIB SHIFT MAG	AA651SU1
+*STROBE	AA201AU2	-1B REG 5-2 BIT	AA183AT4	+SEND	AA651TA4
-*STROBE	AA201AU6	+O1B REG 5-2 BIT	AA431AH4		
-STROBE N-C 1	AA163AE2	+1B REG 6-1 BIT	AA183AR4	-O1B REG 1-B BIT	AA181BE4
+STROBE N-O 1	AA163AG2	-1B REG 6-1 BIT	AA183AK4	-O1B REG 2-A BIT	AA181BM4
+STROBE O LATCH	AA101BJ2	+1B REG 7-C BIT	AA182AQ4	-O1B REG 3-B BIT	AA184AM4
-STROBE O LATCH	AA101BJ6	-1B REG 7-C BIT	AA182AL4	-O1B REG 4-4 BIT	AA181BF4
-STROBE O RESET GATE	AA101AR4	-1B RESET	AA231BC4	-O1B REG 5-2 BIT	AA183AJ4
-O1STROBE O SET GATE	AA371AB4			-O1B REG 6-1 BIT	AA183AK4
				-O1B REG 7-C BIT	AA182AL4
				-O1B RESET	AA651SE4

NOTE: VERSION 002 ADDED THE FOLLOWING NETS FOR SPECIAL FEATURES-AUTO ADDRESS A/B, TRANSMIT INTERRUPT RED RIBBON CONTROL AND PRINT INHIBIT

+A-B BIT 5	AA611SR4
+A-B BIT 6	AA611SS4
+A-B BIT 7	AA611SM4
-AUTO ADD LATCH	AA601SD4
-AUTO EOT SET GATE	AA601SR4
-CHARACTER 1	AA601SV4
-CHARACTER 2	AA601SW4
-CHARACTER 3	AA601SN4
-CHARACTER 4	AA601SM4
-INVALID CHARACTER	AA651SX4
-KYBD LOCK EXT	AA231AS7
+PREFIX	AA651SH2
+PRINT INHIBIT LATCH	AA691SP4
-NON PRINT HOLD MD	AA691SR2
-RIB SHIFT MAG	AA651SU1
+SEND	AA651TA4
-O1B REG 1-B BIT	AA181BE4
-O1B REG 2-A BIT	AA181BM4
-O1B REG 3-B BIT	AA184AM4
-O1B REG 4-4 BIT	AA181BF4
-O1B REG 5-2 BIT	AA183AJ4
-O1B REG 6-1 BIT	AA183AK4
-O1B REG 7-C BIT	AA182AL4
-O1B RESET	AA651SE4

DATE	E.C. NO.	DATE	E.C. NO.	SIGNAL SOURCE LISTING
JUL 68	345323			NUMBER 2
DEC 68	348052			PART NO. 1227350 PAGE NO. 9002
MAR70	308734			IBM 2741 VER 002

9500

P/N 5994675


E.C. 308747

ALD'S
(AUTOMATED LOGIC DIAGRAMS)

2741
COMMUNICATIONS
TERMINAL
VERSION 002

DESCRIPTION	PAGE NO	E.C. NO.	PART NO
MAGNET DRIVERS - 1	AA011	345323	1277183
MAGNET DRIVERS - 2	AA012	307100	5162277
MAGNET DRIVERS - 3	AA013	307100	5162278
MAGNET DRIVERS - 4	AA014	345323	5166217
S REGISTER	AA021	307100	1176208
S REGISTER	AA031	307100	1176209
CONTROL CLOCK - 1	AA051	345323	1277316
SERDES CLOCK - 1	AA052	307100	5162286
SERDES CLOCK - 2	AA061	307100	1176212
CONTROL CLOCK - 2	AA071	345323	1277317
2-B REGISTER	AA081	307100	1176214
2-B REGISTER	AA091	345323	1277318
STROBE 0-ENTER SERDES AND EOT LATCH	AA101	345323	1277319
2 B SET AND RESET LATCH	AA121	308734	5994641
S REG EMPTY-ES GATE AND BID LATCHES	AA131	345323	1277320
1-0 CYCLE AND OPERATE LATCHES	AA141	345323	1277321
INTEGRATORS 1	AA161	308739	1176221
INTEGRATORS 2	AA162	307100	1176248
INTEGRATORS 3	AA163	307100	1176249
INTEGRATORS 4	AA171	307100	1176222
INTEGRATORS 5	AA172	307100	1176250
1 B REGISTER BITS-1-2-4	AA181	345323	1277322
1 B REG BIT-7 AND IN VALID CHAR	AA182	345323	5166218
1 B REGISTER BITS-5-6	AA183	345323	5166219
1 B REG BIT-3 AND CIRCLE C-0	AA184	345323	1277323
INTERRUPT-LOCAL AND *STROBE	AA201	307100	1176225
A-B AND MODE CHANGE LATCHES	AA211	345323	1277324
S REGISTER RESET LINES	AA221	345323	1277325
KEYBOARD LOCK-1B AND 2B REGISTER LINES	AA231	345323	1277326
OUTPUT DECODE-DOMESTIC	AA241	345323	1277327
OUTPUT DECODE-DOMESTIC	AA251	345323	1277328
SERV BLOCKS	AA261	307100	1176252
COMMON DATA SET ADAPTER	AA281	307100	1176231
MODEM DATA SET ADAPTER	AA282	307100	1176232
LIMITED DISTANCE 1 ADAPTER	AA283	307100	1186487
103E OR 3976-1 ED DATA SET ADAPTER	AA341	307100	1176233
113A OR 103A DIAL DATA SET ADAPTER	AA343	307100	1186488
LIMITED DISTANCE 1 2W	AA344	307100	1186489
LIMITED DISTANCE 1 4W	AA345	307100	1186490
WE-WU DATA SET ADAPTER	AA346	307100	1186491
OVERLAY DOT BLOCKS	AA351	308747	5994677
DATA SET AND MODEM SIGNALS	AA352	307100	1186497
CLOCKS-539HZ AND 18KHZ	AA361	307100	1176235
CHECK LOOP AND REPEAT LATCH	AA371	345323	5166220
2741 LINE CONTROL	AA391	308734	1277331
INTERRUPT	AA401	307100	1176238
AUTO EOT AND ILC LATCHES	AA411	345323	1277332
TYPAMATIC	AA421	307100	1176240
CARRIER RETURN LATCH	AA431	307100	1186239
AUTO ADDRESS ANSWER BACK-1	AA601	345323	1277333
AUTO ADDRESS ANSWER BACK-2	AA611	345323	1277334
RIBBON SHIFT	AA651	345323	1277335
TRANSMIT INTERRUPT	AA671	308734	1277336
PRINT INHIBIT	AA691	345323	1277337


DATE	E.C. NO.	DATE	E.C. NO.	TABLE OF CONTENTS
JUN70	308747			
				PART NO.5994676 PAGE NO.9501
				IBM 2741 855



AN2 A-B1N1B02
 AP2 A-B1M1D04
 AQ2 A-B1M1S03
 AS2 A-B1M1D02

LOC. TYPE
 A-B1J1

MAGNET DRIVERS-1		A A O 1 1
P-N 5803569		
E.C. HISTORY	MACH. 2741A	
	FRAME 01	
	IBM CORP. SDD	
DATE	LAST EC	002
06-03-68	345323	
	P.N. 1277183	



W-000
000

AA2 A-B1N1D09
 AB2 A-B1N1B08
 AC2 A-B1N1B12
 AD2 A-B1N1B03

LOC. TYPE
 A-B1J3

MAGNET DRIVERS-2		A A 0 1 2
P-N 5803569		
E.C.-HISTORY	MACH. 2741A	000
	FRAME 01	
	IBM CORP. SDD	
DATE LAST EC	P.N. 5162277	
10-30-67 307100		

- TO R2 MD +0.2 X+0.7X - AA241A54 - D10LV15AJU - AA-B1K2 - R2 MD 0 X+48X - AA2

- TO R2A MD +0.2 X+0.7X - AA241A4 - D12LV15AJU - AA-B1K2 - R2A MD 0 X+48X - AB2

- TO T1 MD +0.2 X+0.7X - AA241AF4 - D13LV15AJU - AA-B1K2 - T1 MD 0 X+48X - AC2

- TO T2 MD +0.2 X+0.7X - AA241AB4 - D11LV15AJU - AA-B1K2 - T2 MD 0 X+48X - AD2

AA013

AA2 A-B1N1D11
 AB2 A-B1N1B10
 AC2 A-B1N1D10
 AD2 A-B1N1B09

LOC. TYPE
 A-B1K2

MAGNET DRIVERS-3	
P-N 5803569	
E.C. HISTORY	MACH#2741A
DATE	LAST EC
10-30-67	307100
FRAME	01
IBM CORP. SDD	
PoN#	516227B

AA013

- TO BK SP RD +0.2 X+0.7X-AR251A4-
 AR-AD L B02*
 IBA
 D10LV15AJU
 A-B1L2

- BK SP RD 0 X+48X-AR2

- TO KBD LOCK RD +0.2 X+0.7X-AR231AV4-
 AR-AD L B02*
 IBA
 D12LV15AJU
 A-B1L2

- KEYBOARD LOCK RD 0 X+48X-AB2

- TO KYBD SH TR RD +0.2 X+0.7X-AR411BF4-
 AR-AD L B03*
 IBA
 D13LV15AJU
 A-B1L2


- SH LAT KNOCK OFF RD 0 X+48X-AC2

002
 SIM TO PN 5162285 EC 307100

AR2 A-B1M1B04
 AB2 A-B1M1D07
 AC2 A-B1M1B12

LOC. TYPE
 A-B1L2

MAGNET DRIVERS-4		R A O 1 4
P-N 5803569		
E.C.-HISTORY	RACH.2741A	002
DATE	LAST EC	
11-13-67	345323	
FRAME 01		R A O 1 4
IBM CORP. SDD		
P.No. 5166217		



THE LOGIC ON SLT CARD
P-N 5804440 IS EQUIVALENT
TO THAT SHOWN ON THIS PAGE
A INPUT AND OUTPUT PIN
FUNCTIONS ARE IDENTICAL


2
1
000

LOC. TYPE
A-B1H4

S REGISTER		P-N 5807362	
EoCo-HISTORY		MACH.2741A	
		FRAME	01
		IBM CORP. LX	
DATE	LAST EC	PoNo 1176208	
10-30-67	307100		

AA021

000




THE LOGIC ON SLT CARD
P-N 5804440 IS EQUIVALENT
TO THAT SHOWN ON THIS PAGE
A INPUT AND OUTPUT PIN
FUNCTIONS ARE IDENTICAL

AQ2 A-B1D1D11
AV6 A-B1N4D05
01A-C1B5D05

LDC TYPE
A-B1H4

S REGISTER	
P-N 5807362	
-E.C.-HISTORY-	
MACH.2741A	FRAME 01
DATE LAST EC	IBM CORP. LX
05-03-68 307100	PoN 1176209




AB2 A-B1D1D05

LUC. TYPE
A-B1F7

002
SIM TO PN 1176211 EC 307100

CONTROL CLOCK-1	
P-N 5803086	
E.C.-HISTORY	MACH-2741A
DATE	LAST EC
06-03-68	345323
FRAME	01
IBM CORP. SDD	
PoN	1277316

AA051




NUMODS
000

LOC. TYPE
A-B1F6

SERDES CLOCK-1		P-N 5803570	NACH# 2741A
-E.C.-HISTORY-			
DATE	LAST EC	FRAME	01
11-09-67	307100	IBM CORP. SDD	
		P.N. 5162286	

NUMODS
000




LOC. TYPE
A-B1H2

SERDES CLOCK-2	
P-N 5804439	
EoCo-HISTORY	
FRAME	01
IBN CORP. LX	
DATE	LAST EC
10-30-67	307100
PoNo 1176212	

AA061

000




BA4 A-B1D1B02

LOC. TYPE
A-B1H2

CONTROL CLOCK-2	
P-N 5804439	
E-C-HISTORY	MACH. 2741A
DATE	LAST EC
06-03-68	345323
FRAME	01
IBM CORP. SDD	
PoN.	1277317

AA071

BOARD




LOC. TYPE
A-B1D2

2-B REGISTER	
P-N 5804370	
E.C. HISTORY	FRACH.2741A
	FRAME 01
	IBM CORP. LX
DATE LAST EC	P.No. 1176214
02-21-68 307100	

AR081
000

000




AA091
 002
 SIM TO PN 1176215 EC 307100

LOC. TYPE
 A-B1D2

2-B REGISTER P-N 5804370	
E.C. HISTORY	MACH. 2741A
DATE	FRAME 01
LAST EC	IBM CORP. SDD
06-03-69 345323	P.N. 1277318

AA091
 002




THE LOGIC ON SLT CARD
P-N 5804372 IS EQUIVALENT
TO THAT SHOWN ON THIS PAGE
A INPUT AND OUTPUT PIN
FUNCTIONS ARE IDENTICAL

AA A-B1E1D11
AA A-B1K4D02
01A-B1L4D11
BH2 A-B1N4D04
01A-C1B5D04
BH6 A-B1L4B09
BJ6 A-B1D1D06

002
SIM TO PN 1176216 EC 307100

LOC. TYPE
A-B1E2

STROBE O-ENTER SERDES AND EDT LATCHES P-N 5807361		A A 1 0 1
E.C.-HISTORY MACH#2741A		
DATE	LAST EC	FRAME 01
06-03-68	345323	IBM CORP. SDD
		P.N. 1277319




THE LOGIC ON SLT CARD
 P-N 5804374 IS EQUIVALENT
 A TO THAT SHOWN ON THIS PAGE
 A INPUT AND OUTPUT PIN
 1 FUNCTIONS ARE IDENTICAL
 3 SIM TO PN 1176219 EC 507567
 1

AA4 A-B1D1B08
 01A-B1D1B10
 01A-B1N4B13
 01A-C1E5B13
 BM4 A-B1E1B05
 BQ4 A-B1E1B09

002
 SIM TO PN 1176219 EC 307100

LOC. TYPE
 A-B1G2

S REG EMPTY-ES GATE AND BID LATCHES		P-N 5807364	A
E.C.-HISTORY		FRAMES 01	1
		IBM CORP. SDD	3
DATE LAST EC		P.N. 1277320	002
06-03-68 345323			




THE LOGIC ON SLT CARD
 A P-N 5804377 IS EQUIVALENT
 A TO THAT SHOWN ON THIS PAGE
 1 INPUT AND OUTPUT PIN
 4 FUNCTIONS ARE IDENTICAL
 1

AH4 A-B1D1B05
 BJ4 A-B1E1B10

LOC. TYPE
 A-B1J6

I-D CYCLE AND OPERATE LATCHES		A A 1 4 1
P-N 5807365		
E-C-HISTORY	MACH.2741A	
DATE LAST EC	FRAME 01	
06-03-68 345323	IBM CORP. SDD	
	PoN. 1277321	002




NOTE 1 BACK PANEL CAPACITOR MOUNTED BETWEEN PINS B1L1B03 POS+ AND B1L1D06 NEG+.

- 001 01A-B1M1B07
- 002 01A-B1M1D06
- 003 01A-B1M1B08
- 004 01A-B1M1J03

LOC. TYPE
A-B1L1

INTEGRATORS 1		P-N 5803567	RACH#2741A
E.C. HISTORY			
DATE		LAST EC	IBM CORP. LX
102-25-70		308739	PoNo 1176221

1176221




AA162
000

001 01A-B1M1B09
002 01A-B1M1D09
003 01A-B1M1B05
004 01A-B1M1D07

LOC. TYPE
A-B1K1

INTEGRATORS 2		A 1 6 2
P-N 5803567		
-E.C.-HISTORY-		000
MACH. 2741A		
DATE	LAST EC	FRAME 01
02-21-68	307100	IBM CORP. LX
		P.No. 1176248




000
3
A
1
6
3

- 001 01A-B1M1B10
- 002 01A-B1M1D10
- 003 01A-B1N1D02
- 004 01A-B1M1D11

LOC. TYPE
A-B1J2

INTEGRATORS 3	
P-N 5803565	
E-C-HISTORY	MACH. 2741A
FRAME	01
IBM CORP. LX	
DATE LAST EC	P.No. 1176249
02-21-68 307100	

000
3
A
1
6
3




000
1
7
1
A
D

- 001 01A-B1N1B07
- 002 01A-B1N1B04
- 003 01A-B1N1D06
- 004 01A-B1N1D04

LOC. TYPE
A-B1L3

INTEGRATORS 4		A A 1 7 1 000
P-N 5603566		
E-C-HISTORY	MACH#2741A	
DATE	LAST EC	FRAME 01
02-21-68	307100	IBM CORP. LX
		PaNo 1176222




000
172

001 01A-B1M1D13
002 01A-B1M1B13
003 01A-B1N2D04
AK4 A-B1N4B02

LOC. TYPE
A-B1K3

INTEGRATORS 5		FRAME 01
P-N 5803852		
E-C-HISTORY		IBN CORP. LX
DATE	LAST EC	P.N. 1176250
02-21-68	307100	

AA172
000




A
A
1
8
1

AM4
01A-B1E1B03
BB4
01A-B1D1B04
BC4
01A-B1D1D04

002 SIM TO PN 1176223 EC 307100

LOC. TYPE
A-B1E6

1B REGISTER BITS-1-2-4		A A 1 8 1
P-N 5804368		
E-C-HISTORY	MACH#2741A	002
DATE	IBN CORP. SDD	
LAST EC	PoN# 1277322	
106-03-68 345323		




AQ4 A-B1D1B03
AS4 A-B1E1D10

LOC. TYPE
A-B1E6

1B REG BIT-7 AND INVALID CHAR	
P-N 5804368	
E.C. HISTORY	
	MACH. 2741A
	FRAME 01
	IBM CORP. SDD
DATE LAST EC	P.No. 5166218
06-03-68 345323	

28122

AA182




AR4 A-B1E1D02
AU4 A-B1E1D04

LOC. TYPE
A-B1D4

1B REGISTER BITS-5-6	
P-N 5807374	
E.C. HISTORY	MACH. 2741A
FRAME	01
IBM CORP. SDD	
DATE LAST EC	P.N. 5166219
06-03-68 345323	

AA183

AA183




AN4 A-B1E1B04

LOC. TYPE
A-B1D4

1B REG BIT-3 AND CIRCLE C-D DECODES P-N 5807374		A 1 8 4
E.C.-HISTORY MACH#2741A		
DATE	LAST EC	FRAME 01
06-03-68	345323	IBM CORP. SDD
P.No 1277323		002

48-12A




AU2 A-B1D1D02

LOC. TYPE
A-B1E4

INTERRUPT-LOCAL AND *STROBE LATCHES	P-N 5604371
E.C.-HISTORY	FRAMCH-2741A
	FRAME 01
	IBM CORP. RAL
DATE LAST EC	PoN 1176225
04-01-68 307100	

000







002
 SIM TO PN 1176226 EC 307100

LUC. TYPE
 A-B1E4

A-B AND MODE CHANGE LATCHES		P-N 5804371	
E.C. HISTORY		MACH. 2741A	
DATE	LAST EC	FRAME	01
06-03-68	345323	IBM CORP. SDD	
		P.N. 1277324	


AA211
 002



LOC. TYPE
A-B1G4

S REGISTER RESET LINES	
P-N 5804375	
E.C.-HISTORY	MACH.2741A
FRAME	01
DATE	LAST EC
06-03-68	345323
P.No	1277325


AA221



002
 SIM TO PN 1176228 EC 307100

LOC. TYPE
 A-B1D6

KEYBOARD LOCK-1B AND 2B REGISTER LINES		P-N 5804376	A 2 3 1
E.C.-HISTORY		MACH#2741A	
DATE	LAST EC	FRAME	01
06-03-68	345323	IBM CORP. SDD	002
		P.N. 1277326	




002
SIM TO PN 1176229 EC 307100

LOC. TYPE
A-B1F4

OUTPUT DECODE-DOMESTIC		P-N 58J4441	RACH#2741A
EoCo-HISTORY			
DATE	LAST EC	FRAME	01
06-03-68	345323	IBM CORP. SDD	
		PoN# 1277327	

AA241
002




UNDD
1
002
SIM TO PN 1176230 EC 307100

LOC. TYPE
A-B1F4

OUTPUT DECODE-DOMESTIC	
P-N 5804441	
E-C-HISTORY	MACH.2741A
FRAME	01
IBM CORP. SDD	
DATE	LAST EC
06-03-68	345323
P-N	1277328



UNDD
1
002



001
 01A-B1N2B05
 AA4 A-B1N2D02
 AD4 A-B1M4B03
 01A-B1M4D04

SERV BLOCKS	
E.C. HISTORY	MACH. 2741A
DATE	FRAME 01
LAST EC	IBM CORP. LX
11-03-67 307100	P.No. 1176252

AA261
 000



THIS CARD P-N 5803561 IS AN
 OVERLAY CARD SEE PAGES AA282 001
 A AND AA283 01A-B1M4D13
 A SEE ALSO PAGES AA351 AND AA352 01A-B1L4B04


281

000

COMMON DATA SET ADAPTER	
P-N 5803561	
-E-C-HISTORY-	MACH#2741A
DATE	LAST EC
02-26-68	307100
FRAME	01
IBM CORP. LX	
P#N#	1176231

AA281

000



THIS CARD P-N 5803854 IS AN
 OVERLAY CARD SEE PAGES AA281
 A AND AA283
 A SEE ALSO PAGES AA351 AND AA352


2
 2
 2

060

MODEM DATA SET ADAPTER	
P-N 5803854	
E.C.-HISTORY	MACH.2741A
FRAME	01
DATE	LAST EC
02-26-68	307100
IBN CORP. LX	PoNo 1176232

2
 2
 2

000



THIS CARD P-N 5803850 IS AN
 OVERLAY CARD. SEE PAGES AA281
 AND AA282. SEE ALSO PAGES AA351
 AND AA352.


AD3 A-B1L4D05
 01A-B1L4D07
 AF4 A-B1N4B03
 01A-C1B5B03
 01A-C1B5B02
 01A-B1L4D12

000

LIMITED DISTANCE 1 ADAPTER	
2W-HD OR 4W-FD	P-N 5803850
E-C-HISTORY	MACH. 2741A
FRAME	01
DATE LAST EC	IBM CORP. LX
02-26-68 307100	P.No 1186487


AA283

000



THIS CARD P-N 5801315 IS AN
 OVERLAY CARD SEE PAGES 002
 AA343 AA344 AA345 AND AA346 01A-B1M4B09
 SEE ALSO PAGES AA351 AND AA352 01A-B1K4J05
 3
 4
 1


103F OR 3976-1 FD DATA SET		A A 3 4 1
ADAPTER	P-N 5801315	
-E.C.-HISTORY-		000
MACH. 2741A		
FRAME	01	
IBM CORP. LX		
DATE	LAST EC	
02-26-68	307100	
P.No. 1176233		



THIS CARD P-N 5803855 IS AN
 OVERLAY CARD SEE PAGES AA341 AE3 A-B1K4D04
 AA344 AA345 AND AA346 01A-B1K4D06
 SEE ALSO PAGES AA351 AND AA352

3
 4
 3
 000


103A DIAL DATA SET ADAPTER		A A 3 4 3
P-N 5803855		
E.O.C.-HISTORY	MACH#2741A	
	FRAME 01	
	IBM CORP. LX	
DATE LAST EC	P.N. 1186488	000
02-26-68 307100		



THIS CARD P-N 5806001 IS AN OVERLAY CARD. SEE PAGES AA341 AD4 A-B1K4B04 AA343 AA345 AND AA346 01A-B1K4D12 A SEE ALSO PAGES AA351 AND AA352

3
4
4
000

LIMITED DISTANCE 1 2W		A A 3 4 4
P-N 5806001		
E.C. HISTORY	MACH# 2741A	000
FRAME	01	
DATE LAST EC	IBM CORP. LX	
02-21-68 307100	PoN# 1186489	




THIS CARD P-N 5801278 IS AN
 OVERLAY CARD SEE PAGES AA341 AC1 A-B1K4G09
 AA343 AA344 AND AA345 01A-B1K4G02
 SEE ALSO PAGES AA351 AND AA352

3
 4
 6
 000

WEWU DATA SET ADAPTER	
P-N 5801278	
E-C-HISTORY	MACH. 2741A
DATE LAST EC	FRAME 01
02-21-68 307100	IBM CORP. LX
	P.No. 1186491

AA346



NOTE 1 BACKPANEL
 JUMPER FROM L4B03
 A TO L4D02 AND BACKPANEL
 A RESISTOR FROM L4D09
 3 TO K4D03 INSTALLED
 5 FOR 103A AND 113A
 1 ONLY

AA4 A-B1E1B12	01A-E1K4D05	01A-B1L4D06	01A-B1L4D02
01A-B1L4B07	AG4 A-B1M4B10	AJ4 A-B1M4B08	01A-B1K4B05
AC4 A-B1M4B13	01A-B1N4B07	01A-B1M4D05	AM4 A-B1L4B10
01A-B1N4B10	01A-C1B5B07	01A-B1K4B07	01A-B1K4B12
01A-C1B5B10	01A-C1E4D06	AK4 A-B1M4B07	
01A-C1E4J12	01A-C1D6D06	01A-B1M4B04	
01A-B1L4D13	01A-B1L4D09	01A-B1K4B02	
AD4 A-B1L4B03	01A-B1K4J07	AL4 A-B1N4D02	
AF4 A-B1M4D12	AH4 A-B1K4J09	01A-C1B5D02	

OVERLAY DOT BLOCKS		A A 3 5 1
SOCKETS A-B1L* AND A-B1K4		
-E-C-HISTORY-		MACH#2741A
		FRAME 01
		ITEM CORP. LX
DATE	LAST EC	Pe# 5994677
05-27-70	308747	

DATA SET AND MODEM SIGNALS

COMMON CARRIER DATA SET CABLE

TERMINAL				DATA SET			
NET NUMBER	REF TO PAGE	SLT CONN	TERM LINE NAME	FLOW	DATA SET LINE NAME	EIA DESIG	EIA PIN NO
AA351AC4	AA351	BIM4B13	- TRANSMIT DATA	→	TRANSMITTED DATA	BA	2
002	AA281	BIM4B12	-- EIA RECEIVED DATA	←	RECEIVED DATA	BB	3
AA351AG4	AA351	BIM4B10	+EIA OR MODEM REQUEST TO SEND	→	REQUEST TO SEND	CA	4
003	AA341 AA346	BIM4B07	+ EIA CLEAR TO SEND	←	CLEAR TO SEND	CB	5
001	AA281	BIM4D13	+EIA DATA SET READY	→	DATA SET READY	CC	6
AA261ACC	AA261	BIM4D09		→	SIGNAL GROUND	AB	7
002	AA341 AA346	BIM4B09	+EIA CARRIER DETECTOR	←	DATA CARRIER DETECTOR	CF	8
AA341AD4	AA341	BIM4D10	-103F FD ORIGINATE MODE	→	ORIGINATE MODE	CY	11
AA351AF4	AA351	BIM4D12	-LOCAL MODE	→	LOCAL MODE	CX	12
SPARE		BIM4D11					14
SPARE		BIM4D07					15
AA343AC4	AA343	BIM4B08	+103A DIAL DATA TERM READY	→	DATA TERMINAL READY	CD	20

NOTE 1: FOR A PARTICULAR COMMON CARRIER DATA SET, THERE MAY NOT BE SOURCES OR SINKS FOR SOME OF THE ABOVE LISTED SIGNALS

NOTE 2: EIA PIN NO. REFERS TO THE PIN NUMBERS OF THE DATA SET CABLE CONNECTOR WHICH MATES WITH THE DATA SET CONNECTOR

LIMITED DISTANCE TYPE 1 MODEM CABLE

TERMINAL				MODEM CABLE		
NET NUMBER	REF TO PAGE	SLT CONN.	TERM LINE NAME	FLOW	CABLE LINE NAME	PIN
AA351AK4	AA351	BIM4B07	LIM DIST TYPE 1 LINE 1	↔	2 WIRE TRANSMIT AND RECEIVE	GN
AA351AJ4	AA351	BIM4B08	LIM DIST TYPE 1 LINE 2	↔	PAIR OR 4 WIRE TRANSMIT PAIR	R
001	AA345	BIM4B09	RECEIVE LINE 1	←	4 WIRE RECEIVE PAIR	BK
002	AA345	BIM4B10	RECEIVE LINE 2	←		Y

NOTE 3: "PIN" REFERS TO THE TERMINALS OF THE TELEPHONE TYPE CONNECTOR

LIMITED DISTANCE TYPE 2, LEASED, AND SHARED LINES MODEM CABLES


TERMINAL				MODEM CABLE		
NET NUMBER	REF TO PAGE	SLT CONN.	TERM LINE NAME	FLOW	CABLE LINE NAME	PIN
CC061AE4	CC061	CIA5B07	LINE 2 (2W) OR TRANSMIT (4W)	↔	2 WIRE TRANSMIT AND RECEIVE	GN
CC061AD4	CC061	CIA5B08	LINE 1 (2W) OR TRANSMIT (4W)	↔	PAIR OR 4 WIRE TRANSMIT PAIR	R
002	CC021 & 41	CIA5B09	RECEIVE 1 (4W)	←	4 WIRE RECEIVE PAIR	BK
001	CC021 & 41	CIA5B10	RECEIVE 2 (4W)	←		Y
* CC061AM4	CC022 3000	CIA5B02	-MODEM TEST LIGHT	→	THIS LEAD CONNECTS THE LIGHT DRIVER TO THE MODEM TEST LIGHT MOUNTED ON THE SIDE OF THE STAND	
		CIA5B03	NOT USED IN THE 2741			
* 003 001 003 001	CC021 CC031 CC041 & 51 3000	CIA5B04	+MOD TEST NOTE: THIS SIGNAL CONTROLS THE MODEM WRAP TEST	←	NORMALLY OPEN, "TEST" SWITCH MOUNTED ON SIDE OF STAND	
* CC061AK4	CC061 3000	CIA5B05	+12 VOLTS	→	ARM, "TEST" SWITCH MOUNTED ON SIDE OF STAND	
* NONE EXISTS	3000	CIA5D08	TERM SIGNAL GND NOT USED IN THE 2741			

SEE NOTE 3

* LEASED AND SHARED LINES MODEM CABLES ONLY

SEE PAGE 9011 FOR SHARED LINES FILTER CONNECTIONS


DATE	E.C. NO.	DATE	E.C. NO.	DATA SET AND MODEM SIGNALS
1 DEC 66	507247			
APR 68	307100			PART NO. 1186497 PAGE NO. AA352
				IBM 2741



001
 01A-B1N2D09
 AC4 A-B1E1B02

LDC TYPE
 A-B1G6


CLOCKS-539HZ AND 18KHZ		P-N 5804381
E-Co-HISTORY		
MACH-2741A		FRAME 01
DATE LAST EC		IBM CORP. LX
11-03-67 307100		P-N 1176235



LOC. TYPE
A-B1L7

CHECK LOOP AND REPEAT LATCH	
P-N 5803744	
E-C-HISTORY	MACH#2741A
DATE	FRAME 01
LAST EC	IBM CORP. SDD
06-03-68 345323	P#N# 5166220

002



AA4 3-B1D1D07

LOC. TYPE
A-B1C2


2741 LINE CONTROL	
P-N 5801324	
ECO-HISTORY 345323	PACH#2741A
DATE 02-09-70	LAST EC 308734
FRAME 01	IBN CORP. SDD
PoNo 1277331	

AA391

002
SIM TO PN 1176237 EC 307100

AA391

002




AJ4 RESISTOR
A-B1F1B08

LOC. TYPE
A-B1F1

INTERRUPT	
P-N 5803849	
-E.C.-HISTORY	MACH.2741A
DATE	LAST EC
02-21-68	307100
FRAME	01
IBM CORP. LX	
P.No.	1176238

10000
000

AA401
000




AF4 A-B1E1D07
 AQ4 A-C1B5D06
 01A-B1N4D06
 AU1 A-B1L4B12
 01A-B1K4B09
 01A-B1K4J02
 RESISTOR
 A-B1J4J02

LOC. TYPE
 A-B1J4

AUTO EOT AND ILC LATCHES		P-N 5804515	MACH-2741A	FRAME 01	IBM CORP. SDD
E-C-HISTORY					
DATE	LAST EC	PeN 1277332			
06-03-68	345323				

AA
 11
 1




001
01A-B1M1D05

LOC. TYPE
A-B1C4

TYPAMATIC	
P-N 5806005	
E-C-HISTORY	MACH#2741A
DATE LAST EC	FRAME 01
02-26-68 307100	IBM CORP. LEX
	P-N# 1176240

AA421
000

000




134DD
000

001
01A-B1M1D13

LOC. TYPE
A-B1H1

CARRIER RETURN LATCH	
F-N 5800889	
—E.C.— HISTORY	MACH#2741A
	FRAME 01
	IBM CORP. LX
DATE LAST EC	P.N. 1186239
02-26-68 307100	

AA431




LOC. TYPE
A-B1B4 7370

AUTO ADDRESS ANSWER BACK-1	
P-N 5807370	
E.C. HISTORY	
MACH. 2741A	FRAME 01
IBM CORP. SDD	
DATE 06-03-68	LAST EC 345323
PoN 1277333	


AA601

002



- CHARACTER 1 AAAB AA601SV4
 - CHARACTER 3 AAAB AA601SN4
 - CHARACTER 2 AAAB AA601SW4
 - 01B REG 4-4 BIT AA181BF4
 - CHARACTER 4 AAAB AA601SM4
 - 01B REG 2-A BIT AA181BH4
 - 01B REG 3-8 BIT AA184AH4
 - 01B REG 1-B BIT AA181BE4

AA601 + A-B BIT 7 AAAB SM4
 AA601 + A-B BIT 5 AAAB SR4
 AA601 + A-B BIT 6 AAAB SS4
 - 1B REG 4-4 BIT AAAB SZ4
 AA181 AA184 AA221 AA601
 AA651
 - 1B REG 3-8 BIT AAAB TB4
 AA184
 - 1B REG 2-A BIT AAAB SW4
 AA181 AA182 AA184 AA221
 AA391 AA691
 - 1B REG 1-B BIT AAAB SX4
 AA181 AA182 AA184 AA221
 AA691




SB4 RESISTOR A-B1A4D04
 A-B1A4J12 SR4 RESISTOR
 SC4 RESISTOR A-B1A4D12
 A-B1A4G12 SS4 RESISTOR
 SG4 RESISTOR A-B1A4D05
 A-B1A4J05
 SH4 RESISTOR
 A-B1A4G05
 SM4 RESISTOR

LOC. TYPE
 A-B1A4 7371

AUTO ADDRESS ANSWER BACK-2
 P-N 5807371
 -E.C.-HISTORY MACH#2741A
 FRAME '01
 IBM CORP. SUD
 DATE LAST EC P.No. 1277334
 106-03-68 345323

AA611

AA611




NOTE 1 ON SOME MACHINES
 THIS NET WILL BE GROUNDED
 A THROUGH THE I-O CABLE
 A RATHER THAN WITH PIN D08
 6 NOTE 2 BACK PANEL DIODE
 7 PIN C1B03 (CATHODE) TO
 1 PIN C2D02

SP4 A-B1N1B13

LOC. TYPE
 A-B1C1 3846
 A-B1K3

TRANSMIT INTERRUPT	
E.C. HISTORY 345323	MACH. 2741A
DATE 02-09-70	LAST EC 308734
FRAME 01	IBM CORP. SDD
P.No 1277336	




SR2 A-B1M1B05

LDC. TYPE
 A-B1B6 0287
 A-B1B7 0299
 A-B1L2

PRINT INHIBIT	
E.C. HISTORY	MACH#2741A
DATE	LAST EC
06-03-68	345323
FRAME	01
IBM CORP. SDD	
PoNo	1277337

002


AA691



SEE FE MAINTENANCE MANUAL
FORM 226-3004 TO DETERMINE
CORRECT JUMPERING OF
PROGRAMMABLE RECEPTACLES.
0
1
1
009

- AB2 A-C1E4D13
- 01A-C1B6D13
- AB4 A-C1E4B02
- 01A-C1D6B02
- AD4 A-C1C6J13
- 01A-C1E6J13
- AE4 A-C1B6J02
- 01A-C1C6J02
- AF4 A-C1E6D13
- 01A-C1D6D13
- AH4 A-C1D6D11
- 01A-C1E6D11
- AK4 A-C1E6G09
- 01A-C1D6G09

LIMITED DISTANCE TYPE-2		C C 0 1 1 000
E-C-HISTORY		
MACH#2741A	FRAME 01	
DATE 02-21-68	LAST EC 307100	IBM CORP. SDD
		P#N# 5162289




PROGRAMMABLE RECEPTACLES ON CARD 5808121 MUST NOT BE JUMPED FOR 4 WIRE OPERATION. SEE FE MAINTENANCE MANUAL FORM 226-3004 TO DETERMINE CORRECT JUMPING OF OTHER RECEPTACLES.

001	01A-C1A5B10	AF2 A-C1B6B10
	01A-C1A6J04	AF4 A-C1B6D09
002	01A-C1A5B09	AM4 A-C1A6D13
	01A-C1A6J02	AM4 A-C1A6D13
003	01A-C1A5B04	
	01A-C1A6G09	

LEASED LINE 4 WIRE ADAPTER	
E.C. HISTORY	MACH#2741A
DATE	FRAME 01
LAST EC	IBM CORP. SDD
02-26-68 307100	P#N# 5162290

C
0002
1
000




AM4 A-C1A5B02

LOC. TYPE
A-C1D5

MOD TEST AND GLITCH PROTECTION	
LL OR SL 2 OR 4W ADAPTER	
E.C. HISTORY	MACH. 2741A
DATE	LAST EC
02-21-68	307100
FRAME	01
IBA CORP. SDD	
P.No. 5162291	

000

000




PROGRAMMABLE RECEPTACLE ON CARD 5808121 MUST BE JUMPED FOR 2 WIRE OPERATION. SEE FE MAINTENANCE MANUAL OR FORM 226-3004 TO DETERMINE CORRECT JUMPING OF OTHER RECEPTACLES.

AA2 A-C1A6J12
 01A-C1D6D09
 AA4 A-C1B6J12
 01A-C1A6J13

LUC. TYPE
 A-C1A6

LEASED LINE 2 WIRE ADAPTER	
E.C. HISTORY	MACH#2741A
DATE LAST EC	FRAME 01
02-26-68 307100	IBR CORP. SDD
	Po# 5162292


CC031



* SEE REFERENCE PAGE 5000 FOR CARD AND PAGE 8000 FOR FILTER VARIATIONS.
 C SERV BLOCKS PERFORM NO LOGIC FUNCTION-USED FOR WIRING ONLY
 4 PROGRAMMABLE RECEPTACLES ON 1 CARD 5808125 NOT JUMPERED FOR 4 WIRE OPERATION.

LOC. TYPE
A-C1A6

SHARED LINE 4 WIRE ADAPTER	
E.C. HISTORY	MACH. 2741A
DATE	FRAME 01
LAST EC	IBM CORP. SDD
02-21-68 307100	P.No. 5162293




* SEE REFERENCE PAGE 5000 FOR CARD AND PAGE 8000 FOR FILTER VARIATIONS.
 PROGRAMMABLE RECEPTACLES ON CARD 5808125 MUST BE JUMPED FOR 2 WIRE OPERATION

AM2 A-C1C6D02
 01A-C1D6D02
 AM4 A-C1C6B03
 01A-C1D6B03

LOC. TYPE
 A-C1A6

SHARED LINE 2 WIRE ADAPTER	
E.C. HISTORY	MACH. 2741A
DATE LAST EC	FRAME 01
102-21-68 107100	IBM CORP. SDD
	P.No. 5162294





C
C
0
6
1
002

AA4	A-B1N4B08	01A-B1L4B02	AE4	A-C1A5B07
	01A-C1B5B08	AC4	A-B1N4B05	01A-C1A6G10
	01A-B1L4D04	01A-C1B5B05		01A-C1B6D05
	01A-C1D6J02	01A-C1D6B10	AK4	A-C1A5B05
	01A-B1L4E08	01A-B1L4D10		
	AB4	A-B1N4B09	01A-B1L4B13	
		01A-C1B5B09	AD4	A-C1A5B08
		01A-B1M4B12	01A-C1A6J11	
		01A-C1D6J05	01A-C1B6D07	

SIM TO PN 1176241 EC 307100

SERV BLOCKS AND MODEM DOT OVERLAYS	
E.C. HISTORY	MACH.2741A
FRAME	01
DATE	LAST EC
06-03-68	345323
P.No.	1277402

C
C
0
6
1
002



AY6 A-B1D1B09


LOC. TYPE
A-X1A1

CE AID	CYCLE INLK AND STOP
CLOCK LATCHES	P-N 5801333
E.C.O.-HISTORY	MACH. 2741A
	FRAME 01
	IBM CORP. LX
DATE LAST EC	P.No 1176242
02-21-68 307100	

00011

000

000




000

LOC. TYPE
A-X1B1


CE AID INDICATOR DRIVERS	
P-N 5801334	
E.C. HISTORY	MACH. 2741A
DATE	FRAME 01
LAST EC	IBM CORP. LX
10-30-67 307100	PoN. 1176243

000



LUC TYPE
A-X1C1

CE AID	CYCLE LATCH
P-N 5801335	
E.C.-HISTORY	MACH#2741A
DATE	LAST EC
02-21-68	307100
FRAME	01
IBN CORP. LX	
P.N. 1176244	



002
 SIM TO PN 1176245 EC 307100

LDC TYPE
 A-X1D1

CE AID	
P-N 58Q0885	
E.C. HISTORY	MACH#2741A
DATE	LAST EC
06-03-68	345323
FRAME	01
IBM CORP. SDD	
P.No. 1277403	

004
 001
 002