

**TM20001600
PART 2**

**OPERATION AND MAINTENANCE
INSTRUCTION MANUAL FOR
1600 SERIES COMPUTERS
(LOGIC DIAGRAMS)**



PROPRIETARY INFORMATION

The information contained herein is proprietary to and considered a trade secret of Microdata Corporation and shall not be reproduced in whole or part without the written authorization of Microdata Corporation.

LIST OF ILLUSTRATIONS

TITLE	UNIT	PAGE	TITLE	UNIT	PAGE	TITLE	UNIT	PAGE
Front Panel Control Indicators	Front Panel P.C. Board and J1 Interface Board	0110	Read Only Memory Bits 19, 23, 27, 31	Read Only Memory Board	0386	Front Panel Display Indicator Bits 0-3	Front Panel P.C. Board and J1 Interface Board	0719
Front Panel Control Switches	Front Panel P.C. Board and J1 Interface Board	0111	Read Only Memory Bits 4, 8, 12, 16	Read Only Memory Board	0387	Front Panel Display Indicators Bits 4-7	Front Panel P.C. Board	0720
Sense Switches and Master Reset	Front Panel P.C. Board, J1 Interface Board, and J2 Control Board	0112	Read Only Memory Bits 20, 24, 28, 32	Read Only Memory Board	0388	Front Panel Display Indicators Bits 8-11	Front Panel P.C. Board	0730
Lower Data Switches	Front Panel P.C. Board and J1 Interface Board	0120	M Register	J2 Control Board and J3 Data Board	0410	Front Panel Display Indicators Bits 12-15	Front Panel P.C. Board	0740
Upper Data Switches	Front Panel P.C. Board	0130	N Register	J3 Data Board	0420	Input Data Bus Gates, IC Register and OD Register	J3 Data Board	0810
L Address Drivers and Comparator	J1 Interface Board and Front Panel P.C. Board	0140	Memory Data Gates and T Register Bits 0-3	J3 Data Board	0430	TTY Controller - Control Decoder	J1 Interface Board	0820
Address Stop Logic	Front Panel P.C. Board and J1 Interface Board	0150	Memory Data Gates and T Register Bits 4-7	J3 Data Board	0431	TTY Controller - Address Decoder	J1 Interface Board	0821
Run and Inhibit Control 1	J2 Control Board	0210	Memory Data (MD) Register, Priority/Select	J3 Data Board	0440	TTY Controller - Function Decoder	J1 Interface Board	0822
Run and Inhibit Control 2	J2 Control Board	0211	Memory Control 1	J2 Control Board	0450	TTY Controller - Bit Rate Clock Generator	J1 Interface Board	0823
Clock Generator	J2 Control Board	0220	Memory Control 2	J2 Control Board	0451	TTY Controller - Input/Output Interface	J1 Interface Board	0824
Clock Gates	J2 Control Board	0230	Memory Timing and Control	Core Memory	0460	TTY Controller - Input Data Gates	J1 Interface Board	0825
L Register Bits 0-7	J3 Data Board	0310	Memory Drive Circuits	Core Memory	0461	Serial I/O Interface	J1 Interface Board	0830
L Register Bits 8-11	J3 Data Board	0311	X Select Bits 0-7	Core Memory	0462	} TO BE SUPPLIED	DMA Board	0910
L Save Control	J3 Data Board	0320	Y Select Bits 0-7	Core Memory	0462		DMA Board	0911
L Save Register	J3 Data Board	0330	Priority/Select, Memory Clamp and Power	Core Memory	0464		DMA Board	0912
U Register	J3 Data Board	0340	Memory Read/Write Bits 0 and 1	Core Memory	0465		DMA Board	0913
RS Bus and Drivers	Front Panel P.C. Board	0350	Memory Read/Write Bits 2 and 3	Core Memory	0466		DMA Board	0914
RS Bus and Drivers	Front Panel P.C. Board	0351	Memory Read/Write Bits 4 and 5	Core Memory	0467		DMA Board	0915
Lower R Register Bits 0-3	J2 Control Board	0360	Memory Read/Write Bits 6 and 7	Core Memory	0468		DMA Board	0920
Lower R Register Bits 4-7	J2 Control Board	0361	B Bus Multiplexer Bits 0-3	J3 Data Board	0510		DMA Board	0921
Upper R Register Bits 8-11	J2 Control Board and J3 Data Board	0362	B Bus Multiplexer Bits 4-7	J3 Data Board	0511		DMA Board	0930
Upper R Register Bits 12-15	J3 Data Board	0363	Arithmetic/Logic Unit	J3 Data Board	0520		DMA Board	0931
OP Code Decoder	J2 Control Board	0370	A Bus Multiplexer Bits 0-3	J3 Data Board	0530	DMA Board	0932	
Destination Decoder	J2 Control Board	0371	A Bus Multiplexer Bits 4-7	J3 Data Board	0531	DMA Board	0933	
Second-Level Command Decodes	J2 Control Board	0372	File Registers and File Zero Flags	J2 Control Board and J3 Data Board	0540	Power Distribution	CPU	2000
A Bus Data Select Decodes	J2 Control Board	0373	File Register Control and File Register Output Buffer	J3 Data Board	0550	Power Supply Circuit	Power Supply and Extender Board	2010
B Bus Data Select Decodes	J2 Control Board and J3 Data Board	0374	Link Register and Initial Carry Logic	J2 Control Board	0560	Regulator Circuits	J2 Regulator Board A1	2020
Read Only Memory Control	Read Only Memory Board	0380	Overflow Decode, A Bus Zero Decode and Condition Code Flip-Flops	J2 Control Board and J3 Data Board	0570	Failure Detection Circuit	J3 Failure Detection Board A2	2030
Read Only Memory Bits 1, 5, 9, 13	Read Only Memory Board	0381	Internal and External Interrupts	J2 Control Board and J3 Data Board	0610			
Read Only Memory Bits 17, 21, 25, 29	Read Only Memory Board	0382	Power Fail 1	J2 Control Board	0620			
Read Only Memory Bits 2, 6, 10, 14	Read Only Memory Board	0383	Power Fail 2	J2 Control Board	0621			
Read Only Memory Bits 18, 22, 26, 30	Read Only Memory Board	0384	Real Time Clock	J2 Control Board	0630			
Read Only Memory Bits 3, 7, 11, 15	Read Only Memory Board	0385						


INTERCONNECTION DIAGRAM



NOTES:

- 1 NOT ON J1, J2 AND J3; PINS B54 AND B52.
 - 2 NOT ON J1, J2 AND J17; PINS A55 AND A52.
 - 3 NOT ON J2; PINS B61, A60, B62, A62, B59, A61 AND B60.
 - 4 NOT ON J1 AND J2; PINS B34, A35, B43, B28, A36, B30, B40 AND B27.
 - 5 NOT ON J1, J12 THRU J17; PINS B20 AND A21.
 - 6 NOT ON J1; PINS B23, A57, A44, A56, A45.
 - 7 MEMORY SHOWN AS 64K. IF LESS THAN 64K, THE ROM, DMA, AND CONTROLLERS MUST BE MOVED TO SLOTS ADJACENT TO THE LAST MEMORY BOARD.
8. CONTROLLER PRIORITY SEQUENCE:

- J13 } EIGHT CHANNEL CONTROLLER
- J14 } FOUR CHANNEL CONTROLLER
- J15 } 2400 BAUD CONTROLLER
- J16 } MAGNETIC TAPE UNIT CONTROLLER (TWO SLOTS)
- } PAPER TAPE CONTROLLER
- } CARD READER CONTROLLER
- } LINE PRINTER CONTROLLER




0211 RUN STATE

0150 ADDRESS STOP MODE

0130 DATA SWITCH 14

0320 PANEL ENAB CONT



NOTE: SYSTEM FRONT PANEL ONLY.

FRONT PANEL CONTROL INDICATORS


FRONT PANEL P.C. BOARD AND J1 INTERFACE BOARD 0110

FRONT PANEL CONTROL SWITCHES

0111
FRONT PANEL P.C. BOARD
AND J1 INTERFACE BOARD

0150 PANEL CLOCK


0110 CONTROL PANEL ENABLE



0621 PANEL RUN

0621 MASTER RESET

0110 CONTROL PANEL ENABLE




SENSE SWITCHES AND MASTER RESET

FRONT PANEL P.C. BOARD, J1 INTERFACE BOARD AND J2 CONTROL BOARD 0112


LOWER DATA SWITCHES

0120
FRONT PANEL P.C. BOARD
AND J1 INTERFACE BOARD



0373 ENTER CONSOLE SWITCHES

0110 PANEL MODE



0110 PANEL MODE

CPSE

UPPER DATA SWITCHES

FRONT PANEL P.C. BOARD
0130

L ADDRESS DRIVERS AND COMPARATOR

0120 DATA SWITCH 0-3

0310 L ADDRESS BIT 0

0310 L ADDRESS BIT 1

0310 L ADDRESS BIT 2

0310 L ADDRESS BIT 3

0120 DATA SWITCH 4-7

0310 L ADDRESS BIT 4

0310 L ADDRESS BIT 5

0310 L ADDRESS BIT 6

0310 L ADDRESS BIT 7


0130 DATA SWITCH 8-11


0311 L ADDRESS BIT 8

0311 L ADDRESS BIT 9


0311 L ADDRESS BIT 10

0311 L ADDRESS BIT 11






ADDRESS STOP LOGIC




RUN AND INHIBIT CONTROL 1

RUN AND INHIBIT CONTROL 2




CSTP/



CLOCK GENERATOR

CLOCK GATES

- 0110 PANEL ENAB CONT
- 0210 RUN RESET
- 0210 HALT COMMAND
- 0372 JUMP
- 0211 CLOCK STOP
- 0210 RUN SET
- 0211 RUN STATE
- 0211 CLOCK STOP
- 0211 RUN INHIBIT
- 0374 R REG TO B BUS
- 0360 R REG BIT 3
- 0370 LOAD FILE
- 0370 ADD FILE
- 0371 LOAD N
- 0370 LOAD LITERAL
- 0371 RETURN, LOAD T
- 0371 LOAD T
- 0211 TM CLOCK ENABLE
- 0451 READ MEMORY DATA
- 0361 R REG BIT 4
- 0450 MEMORY CYCLE START
- 0220 5-MHZ CLOCK PHASE 1



0230 CNT ENABLE
 0230 5-MHZ CLOCK PHASE 2

0372 LOAD L REG
 0530 A BUS BIT 0

0530 A BUS BIT 1

0530 A BUS BIT 2

0530 A BUS BIT 3
 PG iv MASTER RESET

0230 5-MHZ CLOCK PHASE 2


0372 LOAD L REG

0531 A BUS BIT 4

0531 A BUS BIT 5


0531 A BUS BIT 6


0531 A BUS BIT 7
 PG iv MASTER RESET



L REGISTER BITS 0-7


L REGISTER BITS 8-11







L SAVE CONTROL


L SAVE REGISTER






U REGISTER

RS BUS AND DRIVERS





RS BUS AND DRIVERS

FRONT PANEL P.C. BOARD
0351

LOWER R REGISTER BITS 0-3

0220 FILE BUFFER CLOCK
0211 CLOCK STOP

0371 MODIFY LOWER COMMAND

PG iv OUTPUT DATA BIT 0

0350 RS BUS BIT 0

PG iv OUTPUT DATA BIT 1

0350 RS BUS BIT 1

PG iv OUTPUT DATA BIT 2


0350 RS BUS BIT 2

PG iv OUTPUT DATA BIT 3

0350 RS BUS BIT 3

0230 LOWER R REG CLOCK

0110 SCAN MODE



ENABLE MODIFY LOWER, 0361

R REG BIT 0, 0371
R REG BIT 0, 0560
R REG BIT 0, 0510

R REG BIT 1, 0371
R REG BIT 1, 0560
R REG BIT 1, 0510

R REG BIT 2, 0371
R REG BIT 2, 0560
R REG BIT 2, 0510

R REG BIT 3, 0230
R REG BIT 3, 0510

SCAN MODE, 0361

0360 ENABLE MODIFY LOWER
 PG iv OUTPUT DATA BIT 4
 0350 RS BUS BIT 4


 PG iv OUTPUT DATA BIT 5
 0350 RS BUS BIT 5

 PG iv OUTPUT DATA BIT 6
 0350 RS BUS BIT 6

 PG iv OUTPUT DATA BIT 7
 0350 RS BUS BIT 7

 0230 LOWER R REG CLOCK


 0360 SCAN MODE




LOWER R REGISTER BITS 4-7

UPPER R REGISTER BITS 8-11

03E2
J2 CONTROL BOARD
AND J3 DATA BOARD





0362 CLAMP
 0351 RS BUS BIT 12
 0340 U REG BIT 4
 0351 RS BUS BIT 13
 0340 U REG BIT 5
 0351 RS BUS BIT 14
 0340 U REG BIT 6
 0351 RS BUS BIT 15
 0320 RETURN
 0340 U REG BIT 7
 0362 ENABLE U REG
 0230 UPPER R REG CLOCK
 0361 SCAN MODE



UPPER R REGISTER BITS 12-15


OP CODE DECODER





DESTINATION DECODER


SECOND-LEVEL COMMAND DECODES



0370 SHIFT FILE
0361 R REG BIT 5

0361 R REG BIT 4
0361 R REG BIT 6

0361 R REG BIT 7
0370 OP CODE 7







A BUS DATA SELECT DECODES

J2 CONTROL BOARD
0373

B BUS DATA SELECT DECODES

0374
J2 CONTROL BOARD
AND J3 DATA BOARD







READ ONLY MEMORY CONTROL

READ ONLY MEMORY BOARD
0380


READ ONLY MEMORY BITS 1, 5, 9, 13






READ ONLY MEMORY BITS 17, 21, 25, 29


READ ONLY MEMORY BITS 2, 6, 10, 14






READ ONLY MEMORY BITS 18, 22, 26, 30

READ ONLY MEMORY BITS 3, 7, 11, 15





0380 L REG 0
 0380 L REG 1
 0380 L REG 2
 0380 L REG 3
 0380 PANEL ENAB CONT
 0380 DECODED L PAGE 4
 0380 DECODED L PAGE 5
 0380 DECODED L PAGE 6
 0380 DECODED L PAGE 7
 0385 ROS DATA BIT 8
 0385 ROS DATA BIT 9
 0385 ROS DATA BIT 10
 0385 ROS DATA BIT 11
 0380 L REG 4
 0380 L REG 5
 0380 L REG 6
 0380 L REG 7



READ ONLY MEMORY BITS 19, 23, 27, 31


READ ONLY MEMORY BITS 4, 8, 12, 16






READ ONLY MEMORY BITS 20, 24, 28, 32


N REGISTER






MEMORY DATA GATES AND T REGISTER BITS 0-3


MEMORY DATA GATES AND T REGISTER BITS 4-7





MEMORY DATA (MD) REGISTER, PRIORITY/SELECT

MEMORY CONTROL 1



0450 WRITE FF

0450 CYCLE START FF

PG iv MASTER RESET

0450 PULL-UP 2

0230 5-MHZ CLOCK PULSE

0450 MEMORY CYCLE REQUEST

0450 MEMORY READ CYCLE

0450 MEMORY CYCLE START

0220 5-MHZ CLOCK PHASE 1

0451 WRITE PULSE INTERNAL


PG iv DMA SELECTED

0450 READ FF

0450 WRITE FF


0450 CYCLE START FF

PG iv DMA REQUEST



MEMORY CONTROL 2


MEMORY TIMING AND CONTROL




NOTES:

- 1 R2 AND R16 SELECTED FOR 345 μ SEC OUTPUT AT PIN 7 OR 9.
- 2 C10 MAY BE ADDED IN TEST.
- 3 PINS B12, B16, and B45 ARE CONNECTED AS SHOWN IN THE CHART BELOW

MEMORY SIZE	8K	16K	24K	32K	40K	48K	56K	64K	
SIGNAL	SLOT	J4	J5	J6	J7	J8	J9	J10	J11
MS1	B12	N/C	GRD	N/C	GRD	N/C	GRD	N/C	GRD
MS2	B16	N/C	N/C	GRD	GRD	N/C	N/C	GRD	GRD
MS3	B45	N/C	N/C	N/C	N/C	GRD	GRD	GRD	GRD







NOTE:

 CR10 MAY BE REMOVED IN TEST.

MEMORY DRIVE CIRCUITS



0461 Y WRITE DRIVE
 0420 N REG BIT 6
 PG iv N REG BIT 6
 0420 N REG BIT 7
 PG iv N REG BIT 7
 0410 M REG BIT 0
 PG iv M REG BIT 0
 0460 ENABLE DECODER
 0461 Y READ SINK
 0461 Y WRITE SINK
 0410 M REG BIT 3
 PG iv M REG BIT 3
 0410 M REG BIT 2
 PG iv M REG BIT 2
 0410 M REG BIT 1
 PG iv M REG BIT 1
 0461 Y READ DRIVE







Y SELECT BITS 0-7

PRIORITY/SELECT, MEMORY CLAMP AND POWER

PRIORITY IN FROM A55 OF NEXT LOWER NUMBERED JACK (PRIN/) ← P1-B54 → P1-A55 → PROT/ PRIORITY OUT TO B54 OF NEXT HIGHER NUMBERED JACK (PRIN/)


SELECT IN FROM A52 OF NEXT LOWER NUMBERED JACK (SELI/) ← P1-B52 → P1-A52 → SEL0/ SELECT OUT TO B52 OF NEXT HIGHER NUMBERED JACK (SELI/)






MEMORY READ/WRITE BITS 0 AND 1


MEMORY READ/WRITE BITS 2 AND 3






MEMORY READ/WRITE BITS 4 AND 5

MEMORY READ/WRITE BITS 6 AND 7





0430 T REG BIT 0
 0374 SEL UNCOMP T REG TO B BUS
 0430 T REG BIT 0
 0374 SEL COMP T REG TO B BUS
 0810 INPUT DATA BIT 0
 0374 INPUT DATA TO B BUS
 0360 R REG BIT 0
 0374 R REG TO B BUS


0430 T REG BIT 1
 0430 T REG BIT 1
 0810 INPUT DATA BIT 1
 0360 R REG BIT 1

0430 T REG BIT 2
 0430 T REG BIT 2
 0810 INPUT DATA BIT 2
 0360 R REG BIT 2

0430 T REG BIT 3
 0430 T REG BIT 3
 0810 INPUT DATA BIT 3
 0360 R REG BIT 3

B BUS MULTIPLEXER BITS 0-3

B BUS MULTIPLEXER BITS 4-7




0560 INITIAL CARRY
 0550 FILE BIT 0
 0510 B BUS BIT 0
 0550 FILE BIT 1
 0510 B BUS BIT 1
 0550 FILE BIT 2
 0510 B BUS BIT 2
 0550 FILE BIT 3
 0510 B BUS BIT 3

0550 FILE BIT 4
 0511 B BUS BIT 4
 0550 FILE BIT 5
 0511 B BUS BIT 5
 0550 FILE BIT 6
 0511 B BUS BIT 6
 0550 FILE BIT 7
 0511 B BUS BIT 7

0370 OR COMMAND
 0370 EXCLUSIVE OR COMMAND
 0372 SHIFT LEFT


0372 LOGICAL AND


0373 ENTER SENSE SWITCHES
 0373 SHIFT FILE RIGHT 4



ARITHMETIC/LOGIC UNIT

A BUS MULTIPLEXER BITS 0-3





A BUS MULTIPLEXER BITS 4-7

FILE REGISTERS AND FILE ZERO FLAGS

0550 SELECT SECONDARY FILE
0362 R REG BIT 8-11
0530 A BUS BIT 0-3
0531 A BUS BIT 4-7

0550 SELECT PRIMARY FILE
0230 FILE WRITE CLOCK

0570 OVERFLOW CONDITION

0570 NEGATIVE CONDITION

0570 ZERO CONDITION

PG iv CONCURRENT I/O REQUEST


0610 INTERNAL STATUS INTERRUPT

SPARE STATUS LINE

NOT USED

0610 EXT INTERRUPT REQUEST

0550 SELECT FILE ZERO



0372 FILE INHIBIT

0540 FILE BUFFER INPUT BIT 0
0540 FILE BUFFER INPUT BIT 1
0540 FILE BUFFER INPUT BIT 2
0540 FILE BUFFER INPUT BIT 3

0540 FILE BUFFER INPUT BIT 4
0540 FILE BUFFER INPUT BIT 5
0540 FILE BUFFER INPUT BIT 6
0540 FILE BUFFER INPUT BIT 7
0220 FILE BUFFER CLOCK

0361 R REG BIT 7

0371 FILE SELECT CLOCK


0361 R REG BIT 6

0362 R REG BIT 8

0362 R REG BIT 9


0362 R REG BIT 10


0362 R REG BIT 11



FILE REGISTER CONTROL AND FILE REGISTER OUTPUT BUFFER

LINK REGISTER AND INITIAL CARRY LOGIC






- 0560 OUT-SHIFTED FILE BIT
- 0370 SHIFT FILE
- 0550 FILE BIT 7
- 0511 B BUS BIT 7
- 0372 OP CODES 0-3, 6, 8-BB
- 0520 ALU BIT 7
- 0531 A BUS BIT 7
- 0374 R REG TO B BUS
- 0361 R REG BIT 4
- 0370 MEMORY READ OR WRITE
- 0370 OP CODE 7
- 0361 R REG BIT 7
- 0570 ZERO CONDITION
- 0230 DATA CLOCK
- 0530 A BUS BIT 0
- 0530 A BUS BIT 1
- 0530 A BUS BIT 2
- 0530 A BUS BIT 3
- 0531 A BUS BIT 4
- 0531 A BUS BIT 5
- 0531 A BUS BIT 6
- 0531 A BUS BIT 7

OVERFLOW DECODE, A BUS ZERO DECODE AND CONDITION CODE FLIP-FLOPS

0530 A BUS BIT 3
 0370 LOAD LITERAL
 0230 DATA CLOCK
 0530 A BUS BIT 2
 0371 LOAD SEVEN
 PG iv MASTER RESET


PG iv EXTERNAL INTERRUPT

0210 PANEL INTERRUPT CONTROL
 0210 PANEL STEP
 0621 POWER FAIL INTERRUPT
 0530 SPARE STATUS LINE
 0530 DMA TERMINATION
 0531 SPARE STATUS LINE
 0531 SPARE STATUS LINE
 0630 REAL TIME CLOCK INTERRUPT




INTERNAL AND EXTERNAL INTERRUPTS

POWER FAIL 1



0620 START POWER FAIL SEQUENCE

0620 ENABLE RESET ONE SHOT




0620 SET POWER FAIL INTERRUPT

0230 DATA CLOCK

0373 ENTER INTERNAL STATUS

PG iv MASTER RESET



REAL TIME CLOCK

PG iv MASTER RESET
0373 ENTER INTERNAL STATUS
0211 CLOCK STOP
0630 LOAD RTC
0630 RLSLT INTERRUPT


0230 5-MHZ CLOCK PHASE 2

PG iv MASTER RESET


0531 A BUS BIT 5
0371 LOAD SEVEN
0370 LOAD LITERAL
0230 DATA CLOCK

0531 A BUS BIT 4

PG iv MASTER RESET




0420 N REG BIT 0
 0350 RS BUS BIT 0
 0140 L ADDRESS BIT 0
 0530 A BUS BIT 0
 0420 N REG BIT 1
 0350 RS BUS BIT 1
 0140 L ADDRESS BIT 1
 0530 A BUS BIT 1
 0420 N REG BIT 2
 0350 RS BUS BIT 2
 0140 L ADDRESS BIT 2
 0530 A BUS BIT 2
 0420 N REG BIT 3
 0350 RS BUS BIT 3
 0140 L ADDRESS BIT 3
 0530 A BUS BIT 3




FRONT PANEL DISPLAY INDICATORS BITS 0-3

FRONT PANEL DISPLAY INDICATORS BITS 4-7




- 0420 N REG BIT 4
- 0350 RS BUS BIT 4
- 0140 L ADDRESS BIT 4
- 0531 A BUS BIT 4
- 0420 N REG BIT 5
- 0350 RS BUS BIT 5
- 0140 L ADDRESS BIT 5
- 0531 A BUS BIT 5
- 0420 N REG BIT 6
- 0350 RS BUS BIT 6
- 0140 L ADDRESS BIT 6
- 0531 A BUS BIT 6
- 0420 N REG BIT 7
- 0350 RS BUS BIT 7
- 0140 L ADDRESS BIT 7
- 0531 A BUS BIT 7
- 0710 RS BIT 1
- 0710 RS BIT 0



0410 M REG BIT 0
 0351 RS BUS BIT 8
 0140 L ADDRESS BIT 8
 0410 M REG BIT 1
 0351 RS BUS BIT 9
 0140 L ADDRESS BIT 9
 0410 M REG BIT 2
 0351 RS BUS BIT 10
 0140 L ADDRESS BIT 10
 0410 M REG BIT 3
 0351 RS BUS BIT 11
 0140 L ADDRESS BIT 11
 ,
 0710 RS BIT 1
 0710 RS BIT 0

FRONT PANEL DISPLAY INDICATORS BITS 8-11

FRONT PANEL DISPLAY INDICATORS BITS 12-15



0410 M REG BIT 4

0351 RS BUS BIT 12

0410 M REG BIT 5

0351 RS BUS BIT 13

0410 M REG BIT 6


0351 RS BUS BIT 14

0410 M REG BIT 7

0351 RS BUS BIT 15


0710 RS BIT 1


0710 RS BIT 0



INPUT DATA BUS GATES, IC REGISTER AND OD REGISTER


TTY CONTROLLER - CONTROL DECODER






TTY CONTROLLER - ADDRESS DECODER

TTY CONTROLLER - FUNCTION DECODER




0820 CLOCK PHASE 2




TTY CONTROLLER - BIT RATE CLOCK GENERATOR

TTY CONTROLLER - INPUT/OUTPUT INTERFACE


- 0821 OUTPUT DATA BIT 0
- 0821 OUTPUT DATA BIT 1
- 0821 OUTPUT DATA BIT 2
- 0821 OUTPUT DATA BIT 3
- 0821 OUTPUT DATA BIT 4
- 0822 OUTPUT DATA BIT 5
- 0822 OUTPUT DATA BIT 6
- 0822 OUTPUT DATA BIT 7
- 0822 DATA OUT
- 0823 BIT RATE CLOCK












- 0822 DATA IN
- EXT SERIAL DATA IN EQUIP
- 0820 MASTER RESET



TTY CONTROLLER - INPUT DATA GATES





SERIAL TTY INTERFACE



POWER DISTRIBUTION


POWER SUPPLY CIRCUIT





REGULATOR CIRCUITS

FAILURE DETECTION CIRCUIT



- NOTES:
- 1 CR7 SELECTED IN TEST.
 - 2 CR6 IS 1N751A OR 1N4733A.