

1	TABLE OF CONTENTS
2	BLOCK DIAGRAM
3	CLOCKS
4	RESET/ABORT, BAT CNTRL, WDOG
5	CPU
6	ADDRESS BUS TERMINATIONS
7	DATA BUS TERMINATIONS
8	MISCELLANEOUS TERMINATIONS
9	CHIP SELECT PLD
10	RESET/ARBITER PLD
11	DRAM CONTROL PLDS
12	DRAM BANK 0
13	DRAM BANK 1
14	DRAM BUFFERS
15	DRAM EXPANSION CONNECTOR
16	BAT-BACKED SRAM ADR/DATA BUFFERS
17	BATTERY-BACKED SRAM
18	RESERVED
19	INTERRUPT CONTROL PLD
20	LAN CONTROLLER
21	LAN TRANSCEIVER & CONNECTOR
22	LAN PLD
23	LAN BUFFERS
24	SCSI CONTROLLER
25	SCSI TERMINATORS & CONNECTORS
26	DSP (GLOBAL & LOCAL)
27	DSP (COMMON)
28	DSP PLD
29	DSP LOCAL EPROM/SRAM
30	DSP GLOBAL SRAM BUFFERS

31	DSP GLOBAL SRAM
32	DSP PARALLEL PORTS
33	DSP COMM PLD & ADC INTERFACES
34	PERIPHERAL BUS SIZER
35	PERIPHERAL BUS ADR BUFFERS
36	MISCELLANEOUS I/O
37	RESERVED
38	TIMEKEEPER RAM
39	EPROM
40	FLASH MEMORY BUFFERS
41	FLASH MEMORY
42	FLASH MEMORY
43	FLASH MEMORY
44	KEYBOARD CONTROLLER
45	FRONT PANEL KEYPAD DECODER
46	KNOB DECODER
47	CENTRONICS PRINTER INTERFACE
48	FLOPPY DISK CONTROLLER
49	LDR DECODER AND BEEPER
50	EXTERNAL I/O
51	EXTERNAL TRIGGER AND ANALOG OUTPUT
52	DUAL UART
53	IEEE 488.2 GPIB (SLAVE)
54	DEDICATED GPIB (MASTER)
55	QUIET BUS DATA INTERFACE
56	QUIET BUS ADDRESS DECODER
57	STATE MACHINE
58	LOCK DETECTOR
59	VOLTAGE REGULATOR
60	POWER FILTERS AND ANALOG MONITOR

61	GRAPHICS BUFFERS
62	GRAPHICS CONTROLLER
63	VIDEO INTERFACE PALETTE
64	DISPLAY VRAM
65	DISPLAY DRAM
66	GRAPHICS PLD
67	VGA VIDEO DRIVERS
68	LCD BACKLIGHT CONTROL
69	LCD PLD
70	SYSTEM ID AND OPTIONS SWITCHES
71	LCD INTERFACE
72	POWER AND GROUND TEST PADS
73	SPARE GATES
74	SPARE GATES
75	PLACEMENT GUIDELINE
76	CONNECTION INFORMATION
77	CONNECTION INFORMATION
78	SPECIAL INSTRUCTIONS
79	NOTES
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	

REV	REV NO	ISSUE NO	ISSUE DATE	ISSUE BY
A	1	1	10/27/98	JG
B	2	2	11/11/98	JG
C	3	3	8/24/98	JG
D	4	4	11/19/97	JG
E	5	5	7/24	JG
F	6	6	11/95	UN/95
G	7	7	11/95	UN/95
H	8	8	9/12/01	GG
I	9	9	9/12/01	GG
J	10	10	02/19/02	GP
K	11	11	04/25/02	MS
L	12	12	1/14/03	GP

**NOTES:**

UNLESS OTHERWISE SPECIFIED:  
RESISTANCES ARE IN OHMS.  
CAPACITANCES ARE IN MICROFARADS.  
INDUCTANCES ARE IN MICROHENRIES.

**2/1B** MATCHING CONNECTIONS FOR SIGNAL FLAGS ARE LOCATED BY SHEET NUMBER AND GRID COORDINATE.

**⓪** DENOTES TEST POINT.

**Ⓛ** DENOTES DIGITAL GROUND.

**Ⓜ** DENOTES ANALOG GROUND.

**REFERENCE DESIGNATORS**

LAST USED	NOT USED
BT1	
C546	C215
CR30	
E1802	E195, E1182
F2	E1469, E1700-E1745
J21	
JP6	
L12	
MP4	
F1	
Q3	
R203	R15, R56, R73, R92, R168
RM61	RH36
SP1	
SW3	
T1	
TP24	
U186	U168
VR6	
Y4	


**TABLE OF CONTENTS**

PROPRIETARY INFORMATION OF ANRITSU COMPANY				REV
DRAWN BY/DATE:	CHECKED BY/DATE:	ISSUED FOR COMPTON	DATE	BY
BD/KC/DR	10/29/98	8/98	10/29/98	AG
RFVNA			MS4600-A1	
PROCESSOR BOARD				
SCHEMATIC				
ASSY: MS4600-D-43014-3				
ANRITSU COMPANY			SHEET	1 OF 78

CPU

THUAN




REV.	C.D. NO.	DR. BY	DATE	APPD. BY	DATE



REAR PANEL CONNECTORS:  
 GPIB  
 ETHERNET  
 PRINTER  
 TTL I/O  
 UART I/O


BLOCK DIAGRAM

DRAWN BY: BD/KC/DR	DATE: 10/29/98	CHECKED BY:	APPD. BY: L
RFVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3			MS4600-A1
ANRITSU COMPANY		DWG. SIZE D	SHEET 2 OF 78




CLOCKS		DRAWN BY:	DATE:	CHECKED BY:	APPRO. BY:
		RD/KC/DR	10/29/98		L
		RFVNA			
		PROCESSOR BOARD			MS4600-A1
		SCHEMATIC			
		ASSY: MS4600-D-43014-3			
		ANRITSU COMPANY	DWG FILE	SHEET	3 OF 78
			D		9


REPLACE BATTERY WHEN VOLTAGE IS < 3.0 V



RESET/ABORT, BAT CNTRD, WDOG			
DRAWN BY: BD/KC/DR	DATE: 10/29/98	CHECKED BY:	APPR. BY: L
RFVNA PROCESSOR BOARD SCHEMATIC		MS4600-A1	
ASSY: MS4600-D-43014-3		DRG. SIZE D	SHEET 4 OF 78
ANRITSU COMPANY			



CPU		DATE: 10/29/98	CHECKED BY:	APPD. BY: L
DRAWN BY: BD/KC/DR		RFVNA		MS4600-A1
PROCESSOR BOARD SCHEMATIC		ASSY: MS4600-D-43014-3		
ANRITSU COMPANY		DRG. SIZE: D	SHEET: 5	OF: 78



1	2	4	5	7	8	1	1	1	1	5	6	1	1	4
V	V	V	V	V	V	V	V	V	V	V	V	V	V	V
C	C	C	C	C	C	C	C	C	C	C	C	C	C	C
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O


U5  
58-1783  
CS2  
EPM7192SQC160-10  
(PQFP-160)  
(1 OF 2)

**CHIP SELECT PLD**


DESIGN BY: BD/KC/DR	DATE: 10/29/98	CHECKED BY:	APPRO. BY: L
REVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3		DWG SIZE D	SHEET 9 OF 78
ANRITSU COMPANY			

MS4600-A1

IN -> BOOT FROM FLASH  
OUT -> BOOT FROM EPROM



RESET/ARBITER PLD			
REVNA	DATE	CHECKED BY	APPR. BY
BD/KC/DR	10/29/98		L
REVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3			MS4600-A1
ANRITSU COMPANY	DWG FILE	D	SHEET 10 OF 78



8	7	6	5	4	3	2	1
V	V	V	V	V	V	V	V
C	C	C	C	C	C	C	C


U59  
58-1629  
DRAM  
BPM7128EQC160-7  
(PQFP-160)

DRAM1	152	E699	16	1	DRAM1	12/0A
DRAM2	151	E700	15	2	DRAM2	13/0A
DRAM3	145	E701	14	3	DRAM3	15/0G
DRAM4	146	E702	13	4		
DRAM5	149	E703	12	5		
DRAM6	159	E704	11	6		
DRAM7	158	E705	10	7		
DRAM8	92	E706	9	8		
DRAM9	97	E623				
DRAMEA0	103					
DRAMOAO	107					
RAS0	15	E634	16	1	RAS0*	12/0B
RAS1	19	E623	15	2	RAS1*	13/0B
RAS2	41	E63	14	3	RAS2*	15/0B
RAS3	33	E57	13	4		
RAS4	32	E57	12	5		
RAS5	109	E50	11	6		
RAS6	24	E57	10	7		
RAS7	111	E43	9	8		
CASELL	130				CASELL*	12/0E
CASELM	123				CASELM*	13/0E
CASEUM	78				CASELM*	15/0C
CASEUU	68				CASEUM*	12/0E
CASOLL	57				CASEUM*	13/0E
CASOLM	134				CASEUU*	15/0D
CASOUM	64				CASEUU*	12/0E
CASOUD	71				CASEUU*	13/0E
					CASOLL*	15/0D
DRAMWR0	108	E502			CASOLL*	12/0F
DRAMWR1	100	E50			CASOLM*	13/0F
EVENRD	150				CASOLM*	15/0G
ODDRD	147				CASOLM*	12/0F
LEABE	96				CASOLM*	13/0F
LEABO	88				CASOLM*	15/0G
DRAM_BR	153	E195			CASOUM*	12/0F
TA	91				CASOUM*	13/0F
CLKOUT	105	E60			CASOUM*	15/0G
					CASOUM*	12/0F
TP	144	E564			CASOUM*	13/0F
TRP_TP	21	E63			CASOUM*	15/0G
TS_TP	90	E43			CASOUM*	12/0F
LD_PLS_TP	94	E43			CASOUM*	13/0F
LD_TP	93	E43			CASOUM*	15/0G
					CASOUM*	12/0F
TP	51	E57			CASOUM*	13/0F
TP	160	E56			CASOUM*	15/0G
TP	50	E57			CASOUM*	12/0F
TP	9	E63			CASOUM*	13/0F
TP	22	E63			CASOUM*	15/0G
TP	99	E43			CASOUM*	12/0F
TP	112	E42			CASOUM*	13/0F
					CASOUM*	15/0G


DRAM CONTROL PLDs

DRAWN BY:	DATE:	CHECKED BY:	APPD. BY:
BD/KC/DR	10/29/98		L
PROCESSOR BOARD			
MS4600-A1			
ANRITSU COMPANY			
11 of 78			







Q574FCT2543ATQ  
**DRAM BUFFERS**  
 DRAWN BY: BD/KC/DR    DATE: 10/23/98    CHECKED BY:    APPD. BY: L  
 REVNA  
**PROCESSOR BOARD**  
 SCHEMATIC  
 ASSY: MS4600-D-43014-3    MS4600-A1  
 ANRITSU COMPANY    DWD SIZE: D    SHEET: 14 OF 78



REV.	C.O. NO.	DR. BY	APPD. BY
		DATE	DATE


**DRAM EXPANSION CONNECTOR**

DRAWN BY: BD/KC/DR	DATE: 10/29/98	CHECKED BY:	APPD. BY: L
RFVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3			MS4600-A1
ANRITSU COMPANY		DRG FILE: D	HEET: 15 OF 78











**LAN CONTROLLER**

DRAWN BY: ED/KC/DR	DATE: 10/29/98	CHECKED BY:	APPR BY: L
RRVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3			<b>MS4600-A1</b>
ANRITSU COMPANY		D	20 78



LAN TRANSCEIVER & CONNECTOR


DRAWN BY BD/KC/DR	DATE 10/29/98	CHECKED BY	APPD. BY L
RFUNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3		MS4600-A1	
ANRITSU COMPANY		DWG. SIZE D	INCHES 21 OF 78




LAN PLD

DRAWN BY BD/KC/DR	DATE 10/29/98	CHECKED BY	APPD. BY L
RFVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3			MS4600-A1
ANRITSU COMPANY		DWG. SIZE D	SHEET 22 OF 78





LAN BUFFERS				L
DRAWN BY	DATE	CHECKED BY	APPD BY	
BD/KC/DR	10/29/98			
RFVNA PROCESSOR BOARD SCHEMATIC			MS4600-A1	
ASSY: MS4600-D-43014-3			OWN SIZE	SHEET 23 OF 78
ANRITSU COMPANY			D	9



U6  
53C710  
(PQFP-160)  
NCR53C710-1

**SCSI CONTROLLER**

DRAWN BY: BD/KC/DR	DATE: 10/29/98	CHECKED BY:	APPRO. BY: L
REVNA <b>PROCESSOR BOARD</b> SCHEMATIC ASSY: MS4600-D-43014-3			<b>MS4600-A1</b>
ANRITSU COMPANY		D	24 of 78







CPU

THUAN

GRAPHICS CONTROLLER



PROPRIETARY INFORMATION OF ANRITSU COMPANY				REV
DRWN BY/DATE:	CHECKED BY/DATE:	UNDER PGO CONT.	BY	L
BD/KC/DR	10/29/98		DATE	N.F.
RFVNA		PROCESSOR BOARD		MS4600-A1
		SCHEMATIC		
		ASSY: MS4600-D-43014-3		
ANRITSU COMPANY		PCBN 20944	SHEET	62 OF 78




REV	C.S. NO.	DR. BY	DATE	APP. BY	DATE

PROPRIETARY INFORMATION OF ANRITSU COMPANY


DRAWN BY/DATE:	CHECKED BY/DATE:	UNDER POC CNT.	DATE	BY	REV
BD/XC/DR	10/29/98			W.E.	L
RFVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3					MS4600-A1
ANRITSU COMPANY					63 OF 78

DISPLAY VRAM



DISPLAY DRAM

REV.	C. G. NO.	DR. BY	APPR. BY
		DATE	DATE



PROPRIETARY INFORMATION OF ANRITSU COMPANY

DRAWN BY/DATE	CHECKED BY/DATE	UNDER PCO CONT.	BY	REV
ED/KC/DR	10/29/98			L
RFVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3			MS4600-A1	
ANRITSU COMPANY		FORM 20344	SHEET 65 OF 78	

C 250-248






CPU

THUAN

REV	C.D. NO.	DR. BY	APPR. BY
		DATE	DATE



KEY ICS INDEX

DRAWN BY: BD/KC/DR	DATE: 10/29/98	CHECKED BY:	UNDER PWD CONT.	REV L
RFVNA PROCESSOR BOARD SCHEMATIC ASSY: MS4600-D-43014-3				MS4600-A1
ANRITSU COMPANY			PCMC 20944	8887 78 OF 78



PC 2574  
 C7: 233-46  
 C547-C548: remove  
 R124, R187: 148-82R5-1  
 Y2 = 60-262  
 Y4: 60-263  
 233-295 (Heat sink)  
 790-593 (  
 B43754  
 10-93 (diode - ~~option~~)  
 633-25 (Anthony)  
 250-248 (Cay)

SERIAL  
 ASSEMBLY  
 ETHERNET  
 ADDRESS

① PLACE SERIAL/ISSUE NO. LABELS  
 APPROX. WHERE SHOWN ORIGIN SIZE


- ② ITEMS PROVIDED FOR BUT NOT INSTALLED  
 C79-C84, C86-C88, C205-C208, C330-C332, C386-C388, C570, C578  
 C441, C442, C449-C452, C508, C510, C538-C542, C547-C551  
 J5, J6, J20  
 L10  
 W3-W7  
 TP1-TP4  
 UMC1074-U178, J184-U188  
 Y12

PROPRIETARY INFORMATION OF ANRITSU


DATE 4/98	MATERIAL: N/A
<b>ANRITSU</b>	
TITLE PC ASSEMBLY PROCESSOR BD WS4600 - A1	
TOLERANCES: UNLESS OTHERWISE SPECIFIED	
1 PLUS 2 - ANGLES 2	PCON DRG NO 0430M-3
2 PLUS 2 - SURFACES ✓	12864
4 PLUS 2 - SURFACES ✓	DATE
DO NOT SCALE UNDER ESN CONTROL	SCALE UNDER ESN CONTROL
N/A	NONE

CPU THUAN

237-46



REV	DESCRIPTION OF REVISION	ECN NO	BY	DATE	CHKD
A	PCB RELEASE		TE	4/28/80	BD
B	INCORP FROM		TE	5/28/80	AG
C	PRODUCT STRUCTURE UPDATE	W154	JL	6/28/80	AG
D	10K POC MORE REDUCTION CAPS ADDED	W165	TE	11/28/80	AG
E	10K POC PARTS FOR SERIAL A	W168	TE	11/28/80	AG
F	REMOVED RES FOR SERIAL A	W169	JL	3/28/81	AG
G	REMOVED RES FOR SERIAL A	W168	JL	3/27/81	AG
H	REV UPDA. VR1, VR2, VR3 FROM NOTE PG 1	W173	JL	6/28/81	AG
I	REV UPDA. VR1, VR2, VR3, VR4, VR5 & VR6-RES. VR1-VR6-RES. PRINTS	W182	JL	11/19/81	AG
J	PRODUCT STRUCTURE CHANGED	W187	JL	12/28/81	AG
K	PRODUCT STRUCTURE CHANGED	W187	JL	12/28/81	JVD
L	PRODUCT STRUCTURE CHANGED	W2024	KB	9/28/82	AG
M	SEE REV COMB. NOT IMPLEMENTED	W2024	KB	9/28/82	AG
N	ADDED NOTE 10	W2024	CO	1/01/83	AG
P	PRODUCT STRUCTURE CHANGED	W2750	CO	1/01/83	AG
R	ADDED NOTE 11, 12 AND 13	W2574	TE	8/01/83	AG



**SURFACE MOUNT ASSEMBLY**  
NOTES: UNLESS OTHERWISE SPECIFIED

- 1 NORMALLY LOAD U180 - U183 WITH USI 58-180S. IF LOADING WITH ALTERNATE USI 58-180S, THEN LOAD PIN 1 OF THE IC AT PIN 2 OF THE FOOTPRINT AS SHOWN.
- 2 U74 IS IN TWO PARTS. THE IC IS REFLOWED WITH OTHER PARTS ON PCB. AFTER REFLOW THE BATTERY ITEM 3 IS SHIPPED ONTO THE IC.
- 3 ADD A DROP OF RTV (USI 781-412) UNDER Y3.
- 4 MOUNT VR4, VR5 & VR6 WITH PUSH PIN. ITEM 4
- 5 LOAD CR16, CR21 - CR24 LEADS WITH CATHODE ON SQUARE PIN NEXT TO SILKSCREENED NUMBERS 0 - 3.  
SIDE VIEW OF DIODE IDENTIFYING LEADS.
- 6 MOUNT SUITCASE JUMPERS, ITEM 6 BETWEEN PINS 2-3 ON JP2.
- 7 MOUNT HEAT SINK WITH FAN, ITEMS MFLSAR, MP4 & MP5 TOGETHER WITH CPU AS SHOWN. CUT FAN WIRES TO MIN LENGTH OF 2 INCHES. CRIMP ENDS WITH MP2. PUT BLACK WIRE IN MP4 POSITION 2 AND YELLOW WIRE IN MP4 POSITION 3.
- 8 GLUE DOWN U84 TO THE BOARD BEFORE SURFACE MOUNT ASSEMBLY OF PARTS.
- 9 CUT OR BREAK OFF BREAK-AWAY SECTION AFTER ASSEMBLY OF PARTS.
- 10 LEFT INPUT PIN (PIN 3) ON VR5. SOLDER CATHODE (STRIPPED END) OF A DIODE (P/N 10-83) TO THE LEFT PIN AND SOLDER THE ANODE LEAD INTO THE BOARD. SEE DETAIL "C".
- 11 AFTER ASSEMBLY, GLUE DOWN FOUR CORNERS OF U84 TO THE BOARD.

PROPRIETARY INFORMATION OF ANRITSU

DRAWN BY: T.EISEL	DATE: 1/80	MATERIAL: N/A
CHKD BY: BARNHILL	DATE: 4/80	ANRITSU
TOLERANCES: UNLESS OTHERWISE SPECIFIED	TITLE: PC ASSEMBLY PROCESSOR BOARD WS4600 - A1	
2 PLCS ±	ANGLES ±	FSCM DWG NO: D43014-3
3 PLCS ±	SURFACES	20044
4 PLCS ±	DO NOT SCALE DWG	SCALE: UNDER ECN CONTROL 8/88 BY AG
FINISH: N/A	SCALE: NONE	DATE: W.L.

D43014 REV D  
NO SOLDERPASTE REQUIRED FOR U176, U184, U85 & U86

C 230-248


237-46


FRONT OF PART  
PRIMARY SIDE OF PCB  
120 MAXIMUM  
DETAIL B  
MOUNTING FOR VR1

VR2 IS LOADED AT A HIGHER ASSEMBLY.  
SEE DETAIL B  
INSTALL INSULATOR PAD UNDER VR3


6  
2 PL  
JP2 & JP3  
VR5  
SIDE VIEW  
TOP VIEW  
DETAIL "C"

501  
60-163





REV	DESCRIPTION OF REVISION	ECN NO	BY	DATE	CHKD
A	PINK RELEASE		TE	4/98	BB
B	INCRP PINK		TE	5/98	AG
C	PRODUCT STRUCTURE UPDATE		TE	5/98	AG
D	EM FCC NOISE REDUCTION CAPS ADDED		TE	9/98	AG
E	SWAP PARTS FOR DETAL A		TE	10/98	AG
F	REMOVED REF DES XU44		JL	3/99	AG
H	REMOVED J12 AND J13 FROM NOTE PS 2		JL	5/17/99	AG
J	REV. U184, U185, U186, U187, U188 & U189-192, U174-U176, U194-198 F/PRINTS		JL	8/5/99	AG
K	PRODUCT STRUCTURE CHANGED		JL	10/17/98	AG
L	PRODUCT STRUCTURE CHANGED		JL	1/28/99	JVD
M	SEE REV COMB, NOT IMPLEMENTED		KB/KC	8/28/99	AG
N	ADDED NOTE 10		CO	1/01	GEG
P	PRODUCT STRUCTURE CHANGED		CO	1/01	GEG
R	ADDED NOTE 11,12 AND WPS		TE	8/01	GEG



**SURFACE MOUNT ASSEMBLY**

NOTES: UNLESS OTHERWISE SPECIFIED

- 1 NORMALLY LOAD U180 - U183 WITH US1 58-1605. IF LOADING WITH ALTERNATE US1 58-1609, THEN LOAD PIN 1 OF THE IC AT PIN 2 OF THE FOOTPRINT AS SHOWN.
  - 2 U74 IS IN TWO PARTS. THE IC IS REFLOWED WITH OTHER PARTS ON PCB. AFTER REFLOW THE BATTERY ITEM 3 IS SNAPPED ONTO THE IC.
  - 3 ADD A DROP OF RTV (US1 783-412) UNDER Y3.
  - 4 MOUNT VR4, VR5 & VR6 WITH PUSH PIN, ITEM 4
  - 5 LOAD CR16, CR21 - CR24 LEDS WITH CATHODE ON SQUARE PIN NEXT TO SILKSCREENED NUMBERS 0 - 3.
- SIDE VIEW OF DIODE IDENTIFYING LEADS.
- 
- 6 MOUNT SUITCASE JUMPERS, ITEM 6 BETWEEN PINS 2-3 ON JP2
  - 7 MOUNT HEATSINK WITH FAN, ITEMS MP1, MP2, MP4 & MPS TOGETHER WITH CPU AS SHOWN. CUT FAN WIRES TO RWL LENGTH OF 2 INCHES, CRIMP ENDS WITH MP2. PUT BLACK WIRE IN MP4 POSITION 2 AND YELLOW WIRE IN MP4 POSITION 3.
  8. GLUE DOWN U164 TO THE BOARD BEFORE SURFACE MOUNT ASSEMBLY.
  9. CUT OR BREAK OFF BREAK-AWAY SECTION AFTER ASSEMBLY OF PARTS.
  - 10 LEFT INPUT PIN ( PIN 3) ON VR5. SOLDER CATHODE (STRIPED END) OF A DIODE (P/N 10-93) TO THE LIFTED PIN AND SOLDER THE ANODE LEAD INTO THE BOARD. SEE DETAL "C"
  - 11 AFTER ASSEMBLY, GLUE DOWN FOUR CORNERS OF U164 TO THE BOARD.


**PROPRIETARY INFORMATION OF ANRITSU**

DRWN BY: T.EISELT	DATE 1/98	MATERIAL: N/A
CHCKD BY: B.DARNEL	DATE 4/98	ANRITSU
TOLERANCES: UNLESS OTHERWISE SPECIFIED		TITLE PC ASSEMBLY PROCESSOR BD MS4600 - A1
2 PLCS ± — ANGLES ± —		FSCM DWG NO D43014-3
3 PLCS ± — SURFACES ✓		REV R
4 PLCS ± —		SCALE: UNDER ECN CONTROL 8/98 BY AG
FINISH: N/A	DO NOT SCALE DWG	DATE 8/98 BY AG SHEET 1 OF 2

D43014 REV D

NO SOLDERPASTE REQUIRED FOR U176, U184, U185 & U186

REV	DESCRIPTION OF REVISION	ECH NO	BY	DATE	CHKD
A	PINK RELEASE		TE	4/98	JG



2 PLACE SERIAL/ISSUE NO. LABELS APPROX. WHERE SHOWN BOTTOM SIDE

